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ABSTRACT
The objective o f th is  research project is  to analyze a pa rticu la r 
multiprocessor minicomputer system designed fo r real-tim e applications 
and to  determine the cost-effectiveness of tha t system design, and from 
these determinations improve the general understanding o f multiprocessing 
o f minicomputer systems. The research is  divided in to  two areas: 
computer system modeling and experimental testing . There are two 
approaches taken in the modeling area: analytica l queueing and stochastic
simulation. The f i r s t  approach considered is  analytical queueing modeling. 
A queueing model formulation of the multiprocessor system under in ­
vestigation is  constructed. A series o f previously developed and solved 
queueing models is discussed. The models progressively become more 
complex u n til the current s ta te -o f-the -a rt is  reached. The fin a l and 
most complex model studied is  a E^/E^/C (Erlang d is tribu ted a rr iv a ls , 
with parameter k, Erlang d istribu ted service, with parameter M, and 
containing C para lle l servers) model. This model did not provide a 
close enough approximation to the computer system formulation to be 
informative. D iff ic u lt ie s  arise in several areas: number o f stages,
scheduling method, modeling o f memory and memory contention. The 
analysis then turns to simulation to provide a method fo r the analysis 
o f multiprocessor computer systems. A Monte Carlo simulation model is  
developed which emulates the multiprocessor system. The model allows the 
user control o f the complete system configuration, the scheduler used, 
the type and value o f the s ta t is t ic a l d is tr ibu tions  that represent the 
a rriva l o f tasks to the system, and the processors. The model also 
in te rna lly  handles memory contention and operating system overhead.
The second area of the research is  the experimental testing 
program that was developed to provide a data base from which the pre­
viously discussed model could be validated. The te s t system used is  
one constructed by D ig ita l Equipment Corporation from th e ir  basic PDP-11 
product line  components. The prototype system used contained PDP-11/40 
processors, RK05 disk drives, and used the RSX-11M operating system 
which was modified fo r multiprocessing. Special measurement and testing 
software is  developed fo r  co llection  of tes t resu lts . The data from 
the experimental program and from the modeling program is  compared fo r 
systems of up to 3 processors. D ifferent task types are also developed 
to improve the r e l ia b i l i t y  of the validation resu lts .
The model and the experimental results show close corre la tion .
The model's predictive capab ilities  can now be used to explore system 
configurations larger than the prototype system that was tested. The 
maximum system considered is  ten processors and 1024K words of memory. 
This maximum size was determined by lim itin g  the extrapolation of the 
current s ta te -o f-the -a rt constraints in memory design by approximately a 
factor o f three.
The results o f the two areas of the research (modeling and experi­
mental testing) are f in a l ly  integrated in to  an analysis of the economics 
of multiprocessing, using the D ig ita l Equipment Corporation's basic 
PDP-11 prototype system design. The cost-effectiveness of each system 
configuration is  determined by the value of the ra tio  of re la tive  
performance to re la tive  cost. The cost of the various system configura­
tions is  based on D ig ita l Equipment Corporation's o f f ic ia l cost and price 
estimates. The re la tive  system performance is  based on system throughput 
alone and not on higher a v a ila b ility  and system re l ia b i l i ty .  Basing the
cost-effectiveness on performance alone, systems of four processors or 
less are cost-e ffective , and as a resu lt the user pays nothing fo r the 
other improvements in r e l ia b i l i t y  and a v a ila b ility . For systems of five  
to ten processors, the user w il l  pay a premium fo r  the increase in 




The development o f multiprocessor minicomputer systems used 
prim arily fo r real-tim e applications is  a recent one. The rapid growth 
in electronic and software technologies has made complex minicomputer 
systems a re a lity . These complex minicomputer systems have taken the 
place of physically larger, older systems in many applications. There 
are several types of multiprocessor designs currently being implemented; 
however, th is  research w ill consider only one type o f hardware/software 
construction as a true multiprocessor system. The multiprocessor system 
which w ill be considered w il l  have the following characte ris tics: (1)
each processor w ill be identica l in  terms o f how the software treats i t ,
(2) each processor w il l  be an assignable system resource (transparent 
multiprocessing), (3) there w il l  only be one copy of the operating 
system to control the computer system, and (4) a ll processors w ill share 
a common block of multi ported memory. This type of construction allows 
the highest u t il iz a t io n  o f resources and also provides high a v a ila b ility  
and r e l ia b i l i t y ,  areas which are important fo r the large market of 
real-time users.
A b r ie f outline o f the theoretical and experimental research 
conducted fo r th is  d issertation follows. The main body of the dissertation 
is  contained in Chapters I I ,  I I I ,  IV, and V, where each o f the major 
investigations in the research is discussed in d e ta il. The dissertation 
is  organized as follows:
Chapter I :  A general introduction with an overview of the major 
aspects o f the research into multiprocessor minicomputer systems.
2Chapter I I :  An introduction to classical queueing theory and a 
development o f several queueing models in an e ffo r t  to  describe the 
multiprocessor minicomputer system; and a discussion o f the current 
sta te -o f-the -art in queueing theory with an explanation of i ts  short­
comings in describing the computer system being studied.
Chapter I I I :  A description of modeling of the multiprocessor 
minicomputer system through the use of simulation and a detailed discussion 
of the design of the model, the analysis o f va lida tion tes ts , and the 
use of the model to select optimal system configurations.
Chapter IV: A detailed discussion of experimental tests run on
the prototype multiprocessor system; the configuration of the prototype 
hardware/ software system, along with the problem areas encountered in 
testing the computer system; and a detailed description of the testing 
"scrip t" including the methodology used, task descriptions, and testing 
results.
Chapter V: A description of the basic objective of multipro­
cessing of computer systems with some h is to rica l de ta ils . The differences 
are noted between large system multiprocessor development and m u lti­
processor minicomputer systems. The f in a l section describes and computes 
the cost-effectiveness of the multiprocessor minicomputer system con­
figurations selected in Chapter I I I .
Chapter VI: A general set of conclusions drawn from the results 
o f Chapters I I ,  I I I ,  and V regarding cost-effectiveness, system design, 
and some areas of future research needs.
The type of computer application considered to be real-tim e is 
described in [1] and shown in Figure 1. Common examples of real-time 
tasks are process control applications and on-line management information
systems. This research is  confined to the former type, prim arily because 
the greater bulk of minicomputer sales are to the process and industria l 
control market. There appears to be great in te rest in the development 
and analysis o f a multiprocessor system designed to f u l l f i 11 the needs 
of the real-time market.







Real-Time Control System Schematic 
Figure 1
The research was to have two separate paths: (1) multiprocessor 
computer system modeling and (2) experimental performance measurement 
and system testing. The objectives of the research project were to 
develop a model of the multiprocessor system that would be able to 
predict the performance of systems much larger than the experimental 
prototype system made available fo r experimental research and to provide 
data fo r the computation o f the cost-effectiveness of the pa rticu la r
system configurations, using system throughput as a performance measure. 
Once the cost-effectiveness based on the throughput measure was determined, 
the cost of higher r e l ia b i l i t y  and a v a ila b ility  could be determined.
The f i r s t  portion of the research was concerned with multiprocessor 
computer system modeling. The f i r s t  modeling approach used was the 
development of a closed form analytical solution using queueing theory.
The approach represented the system as a series or grouping of servers 
with queues (waiting lines) forming in fron t of them. This methodology 
has been successfully used in many applications including computer 
systems [2, 3, 4 ]. The model that was formulated to represent the 
system contained two stages and was non-Markovian. I t  became fa r  too 
complex to solve ana ly tica lly .
The modeling approach which offered the f le x ib i l i t y  and potential 
of providing predictive results was a simulation model of the m u lti­
processor computer system. This approach proved useful because i t  
provided a re la tiv e ly  detailed representation of the system including 
memory contention, memory a llocation and scheduling of tasks. The 
model was compared to the experimental results fo r  va lidation purposes 
and then was used to select the optimal processor/memory combinations 
and the resulting system throughput. Having these resu lts , economic 
analysis could be made fo r the various system configurations.
The second portion of the research e ffo r t  centered on the testing 
of a prototype system that had been made available by DEC. The approach 
used here was to design a way of measuring system performance without 
disturbing the orig ina l performance of the system. A system of FORTRAN 
tasks and a con tro lling  task was f in a l ly  designed that allowed the 
testing of the system fo r various task a rriva l rates and various task
5types (real-tim e, Input-Output (I/O) and Processor (CPU) bound). This 
provided the data base fo r the validation o f the model. Experimental 
tests were run using a ll task types on one, two, and three processor 
systems.
2.0 ANALYTICAL QUEUEING MODELING
The application of queueing theory to solve systems whose 
structure was that of servers and waiting lines has been extensively 
used fo r some time, and has been considered fo r modeling computer 
systems by many [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]. Queueing 
theory was o r ig in a lly  developed by E.K. Erlang in the early nineteen 
hundreds as a method fo r analyzing the telephone system. Since its  
f i r s t  use, i t  has represented many systems which can be generalized 




OOO © customers leaveOOO the system
Basic Queueing Framework 
Figure 2
Many system can be represented in th is  manner, e .g ., grocery 
stores, banks, to l l  bridges, auto repair centers, and computer systems 
[2, 3, 16, 17, 18, 19]. There has been great expansion in the theories 
which attempt to represent complex computer system structures. A discussion
of computer system networks and d iffe re n t system designs has been 
summarized by Klienrock [9 , 10].
Queueing models are described by a set o f characteristics.
These characteristics are: (1) the type o f a rriva l process, (2) the type 
of service process, (3) the system capacity, (4) the number o f para lle l 
service channels, and (5) the queue d isc ip line . A dd itiona lly , several 
other performance measures of queueing systems have been developed, such 
as the average queue length, the average processor u t i l iz a t io n ,  the 
average amount o f time a customer spends in  the system and the queue and 
the average number o f customers in the system. Queueing models may also 
have some special characte ris tics, such as the number o f stages (queues 
in series), whether or not there are feedback paths, and special types 
o f queue behavior (balking, jockeying, e tc .) .
Queueing models are also divided in to  two other classes: 
Markovian and non-Markovian. These c lass ifica tions  re fer to the 
underlying stochastic process which describes the system's behavior. 
Generally, a Markovian queueing system has a Poisson d istribu ted 
a rriva l process and an exponential service time process (or processes) 
or has processes which approximate those d is tr ib u tio n s . Models whose 
underlying processes are Markovian are easier to solve, because these 
processes are "memoryless". The memoryless property means that the 
current state o f the system is  only a function of its  adjacent states, 
th is  allows the system to be described without a complete knowledge of 
its  h istory.
Non-Markovian queueing models, on the other hand, are usually 
d i f f ic u l t  ( i f  not impossible) to solve. The non-Markovian nature makes 
the state description multidimensional, i . e . ,  number o f customers plus
time of las t service, etc. These models of queueing systems are generally 
non-Markovian because of e ither a rriva l or service time d is tr ib u tio ns , 
sometimes with complications of queue d isc ip line  or number of servers.
In th is  research, models w il l  be described from the simplest and 
most classic single server model to the s ta te -o f-the -a rt non-Markovian 
multitimed model in an e ffo r t to describe the computer system which can 
be placed in a queueing framework shown by Figure 3.
scheduler














General Computer Sysem Diagram 
Figure 3
The model representing the experimental multiprocessor computer 
system provided by DEC is  non-Markovian, because of the normally 
d istributed service times and the scheduler which controls the tasks' 
entry into the processor queue, through the a llocation of memory. The 
model assumes that a ll tasks have equal p r io r ity  and the processors have 
special scheduling algorytherm. Thus, the model which represents the
system is  formulated but is  not solved. Therefore, the multiprocessor 
system model w il l  be b u ilt  using a stochastic simulation framework.
3.0 SIMULATION MODELING
The modeling o f systems using stochastic simulation models has 
received much attention in  various applications [20, 21]. Many models 
have been constructed to describe computer systems fo r various purposes 
[4, 22, 23, 24, 25, 26, 27, 28]. The model developed in th is  research 
was based on a queueing model framework, has two stages and m ultip le 





Computer System Queueing Structure 
Figure 4
The f i r s t  stage is  the scheduler and memory a lloca ter. The second stage 
is the m ultip le processors. The model uses the "Monte-Carlo" approach 
making random draws from probab ility  density functions to generate 
system a rriva ls  and execution times fo r individual tasks.
To evaluate the model, i ts  performance characteristics were 
compared to s im ila r data gathered from a DEC PDP-11 multiprocessor 
configured computer system. I f  the comparison proved to be acceptable, 
the model would then be used to predict the performance of various
9multiprocessor system configurations and to determine the best memory/ 
processor combinations. This data would then be used to  compare system 
costs and to determine the cost-effectiveness of multiprocessing.
4.0 EXPERIMENTAL TESTING
I t  was desirable fo r the analytical and simulation modeling 
portion of the research had to be grounded in re a lity . In order to 
accomplish th is , an experimental data base was developed to validate the 
computer system models that were constructed. A prototype multiprocessor 
PDP-11 system was provided by DEC fo r  use in the experimental testing 
program. The Operating System software used was the real-tim e RSX-11M 
system. The system was constructed from standard PDP-11 products, 
including PDP-11/40 processors, disk drives and lin e  p rin te rs . The 
experimental testing program involved the design and development of 
software to quantify the computer system's performance under various 
operating environments. To accomplish th is , several d iffe re n t sets of 
computer programs designed fo r testing were developed, including CPU 
bound, I/O bound and real-time type tasks. Each set was controlled 
through a central program which-allowed fo r varia tion in task a rriva l 
rates and in the duration of the run. The operating system was also 
in te rna lly  instrumented to co llec t some performance s ta t is t ic s  on pro­
cessor u t iliz a t io n  and I/O queue lengths. Tests were also run of various 
system configurations containing from one to three processors. As 
output from th is  phase of the research, data from a real prototype 
system was obtained on several system configurations with d iffe re n t task 
types.
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5.0 OBJECTIVES AND ECONOMICS OF MULTIPROCESSOR SYSTEMS
This section o f the d issertation involves two aspects o f the 
analysis o f the multiprocessor minicomputer system. The f i r s t  aspect is  
a discussion of the contrast in development, application and economics 
between large scale multiprocessor systems and multiprocessor mini­
computer systems. The major advantages of both kinds of multiprocessors 
are th e ir higher throughput ra te, higher r e l ia b i l i t y  and higher ava il­
a b ili ty .  The la tte r  two advantages are p a rticu la rly  important in real 
time environments. This discussion w il l  then set the stage fo r the cost 
analysis o f system configurations based on DEC prototype system design.
The f i r s t  step in computing the cost-effectiveness of various 
system configurations is to determine the to ta l cost fo r the configura­
tion under consideration. A fter the to ta l cost is  computed, re la tive  
cost measures are found using the single processor system as a base.
The re la tive  performance information is  obtained from the 
simulation model's resu lts. A fte r computing re la tive  performance (in  a 
manner sim ilar to the re la tive  cost calcu lation) the systems may now be 
compared. A ra tio  o f re la tive  performance to re la tive  cost can be 
computed and then the re la tive  throughput cost-effectiveness of the 
systems can be compared. Systems with the ra tio  greater than 1.0 are 
cost-effective based on throughput performance, and the advantages of 
higher a v a ila b ility  and r e l ia b i l i t y  are cost-free. However, when the 
same ra tio  is  less than 1.0, a premium w il l  be paid fo r higher r e l i ­
a b i l i ty  and a v a ila b ility .
CHAPTER I I .
MULTIPROCESSOR COMPUTER SYSTEM MODELING USING QUEUEING ANALYSIS
1.0 BACKGROUND
The application o f queueing theory to the analysis o f computer 
systems is well established. The use of the queueing modeling framework 
to analyze computer systems has received attention since computers 
became a commercially viable product [4, 14, 28, 29]. To use the queueing 
methodology in the analysis o f computer systems, tasks in a computer 
system are viewed as customers in a queueing model, the processors in a 
computer system are represented by servers, the queues in the system can 
have various discip lines and the processors (both computational and 
Input/Output (I/O )) can be assembled in various configurations represent­
ing, networks, multiprocessors, or d is tributed processing systems [5 , 8,
9, 10, 12, 15, 19, 30, 31, 32, 33, 34, 35].
The queueing representation of a computer system is conceptually 
illu s tra te d  in Figure 5. The tasks (or the requests to run tasks)
arrive at the system and take th e ir  respective place in a queue which is
in fron t o f the computer's processor (CPU). The processor then executes 
the task and sends i t  to the I/O device (I/O processor), where i t  again 
waits in a queue. Once the I/O processing is completed, the task leaves 
the system.
As previously mentioned in Chapter I ,  queueing models are 
described by th e ir  basic characteristics: a rriva l process, type o f queue
d isc ip line , number o f para lle l servers, service time process, customer 
population, and system capacity. In addition special characteristics 
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Queueing Methodology Applied to a Simple Computer System
Figure 5
number of stages (servers in series), feedback paths fo r customers, and 
special queueing characteristics. M ultip le stages, feedback paths, and 
special queueing characteristics are often used to represent real-time 
systems and timesharing system where tasks can be viewed as having 
cyclical execution and special p r io r ity  classes. In the models that 
w ill be discussed in th is  chapter the characteristics w il l  be referenced 
and displayed in a shorthand notation developed by A. Kendall (a de­
ta iled  description of th is  notation may be found in [16 ]).
The shorthand form u tiliz e s  a series of le tte rs  and numbers 
separated by a slash to describe a model's five  basic characteristics: 
the type of a rriva l process, the type of service time process, the 
number of para lle l servers, the queue d isc ip line  and the system capacity.
The general shorthand form is :
A/B/X/Y/Z
where
A = the type of in te ra rriva l time d is tr ib u tio n
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B = Service pattern
X = Number of para lle l service channels
Y = System capacity 
and Z = Queue d isc ip line .
The following are some examples of the shorthand form:
(1) M/M/1/-/FIFO
This model has a Poisson input process (designated by M, because 
i t  is  Markovian), an exponential service time process (again designated by 
M because i t  is  Markovian), a single service channel or server (designated 
by the 1), an in f in ite  system capacity (designated by the °°), and the 
queue d isc ip line  is  f i r s t  come ( in ) ,  f i r s t  served (out) (designated by 
FIFO). For convenience, the model designation can be shortened to 
M/M/1, when the system capacity is  assumed to be in f in ite  and queueing 
d isc ip line  is  assumed to be FIFO.
(2) M/G/C/-/FIF0
This model has two parameters that are d iffe re n t: the service 
time d is tr ib u tio n  and the number of para lle l servers. This model has a 
"general" service time d is tr ib u tio n  designated by G. The le t te r  C de­
signates a system with C para lle l servers.
In addition to these two examples there are many other model 
variations possible and several other standard symbolic references. One 
such reference is  the Erlang d is tr ib u tio n  designated by E^. The Erlangian 
d is tr ib u tion  has an additional parameter which allows i t  to  take a wide 
varie ty o f shapes (exponenial, approximate normal, e tc .) [31].
In the remaining sections of th is  chapter, several queueing 
models w ill be described. The order o f presentation w il l  lead the 
reader from the classical M/M/1 model to the more complex model M/G/C.
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The analytical models which w il l  be discussed are:
1) M/M/1: Single channel, Poisson d istribu ted a rriva l times,
exponentially d istributed service times, FIFO queue, and no 
capacity re s tric tio n s .
2) M/M/C: M ultip le channel, Poisson d istribu ted a rriva l times, 
exponentially d istributed service times, FIFO queues, and no 
capacity re s tric tio n s .
3) M/G/l: Single channel, Poisson d istribu ted a rriva l times,
general service time d is tr ib u tio n , FIFO queue, and no capacity 
res tric tio n s .
4) M/G/C(E|</EjWj/C ): M ultip le channel, Erlang d is tribu ted a rriva l 
times and service times, FIFO queues, and no capacity re­
s tr ic tio n s .
The purpose is  to describe solution methodology, present the 
current s ta te -o f-the -a rt, and to show what differences ex is t between the 
most complex solvable model and the model that describes the computer 
system that is  being studied in th is  research. The emphasis is  on the 
development o f a model and its  solution tha t w il l  describe the m u lti­
processor computer system being analyzed in th is  d isserta tion . I t  
should be noted that the model which most closely represents the system 
under consideration has several shortcomings tha t prevent i t  from being 
p a rtic u la r ily  informative. The shortcomings are the in a b il i ty  to  model 
the scheduler, the memory, and memory contention. The model framework 
that describes the computer system has the following characte ris tics:
(1) Poisson input stream
(2) A scheduler which allocates the memory resource
to a customer and then selects the processor. ( I t  
takes no clock time, but the service is state dependent).
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(3) M ultip le para lle l servers.
(4) Service time is  normally d is tribu ted .
(5) The system has two stages: the scheduler and the processor.
(6 ) FIFO d isc ip lines are allowed at both the processors and 
the scheduler (Queues).
Using the shorthand notation, th is  is  a M/G/C model with a 
second stage, with i ts  service time d is tr ib u tio n  described by character­
is t ic  (2). A diagram of the model of the computer system is  shown in 
Figure 4.
In th is  chapter the classical M/M/1 model w il l  be described by 
f i r s t  developing the difference equations which re la te the number of 
customers in the system at a time to the a rriva l and service processes. 
These difference equations are then converted to d iffe ren tia l-d iffe re n ce  
equations which are solved in the steady state fo r the number o f tasks 
in the system. Using these resu lts , the average queue length, waiting 
times, and server u t il iz a t io n  can be computed.
This model is  then expanded in to  the M/M/C model by changing the 
mean service rate from y to Ny (fo r N<C) and to Cy ( fo r N=C).  This is  
equivalent to having an M/M/1 model, but with a single faster server.
To generate solutions both the M/M/1 and M/M/C models u t i l iz e  "b ir th - 
death" processes which are Markovian. The step between the two models 
is  therefore fa ir ly  straightforward.
The next model to be examined is  the M/G/l, which makes the 
trans ition  from a Markovian to a non-Markovian system, thus requiring a 
d iffe ren t solution method. The method used is  referred to as the 
"Imbedded Markov Chain" and i t  uses service departure times to generate 
a semi-Markov process. The solution procedure is  complex and the
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methodology u tiliz e s  the Markovian approaches of state trans ition  
matrices and equations.
The extension of th is  model to the M/G/C is an exponential jump 
in solution complexity. The previous method of increasing the service 
rate used on the M/M/C model w il l  not work on th is  model because of assump­
tions made in the "Imbedded Markov chain" solution method [31]. In a 
single-queue system (as is  the M/M/1) the assumption is  tha t next event 
a fter a service is  always an a rr iv a l. The M/G/l model is  the la s t one 
that w ill be discussed in any d e ta il. Once more i t  is  pointed out that 
none of these models have the required characteristics to be of pa rticu la r 
use to the studied system.
2.0 M/M/1 SINGLE CHANNEL QUEUEING MODEL
The f i r s t  model to be described w il l  be the classical M/M/1 
model. The solution to th is  model has been known since the early 
developments in queueing theory. A classical development w il l  be used 
to describe the solution of the M/M/1 model and th is  w ill be a basis fo r 
the development o f the other more complex models. The solution fo r only 
the steady state solution w ill be developed. The solution methodology 
fo r the M/M/1 model can be found in many references [9, 16, 2, 3, 17,
18, 19], hence only the major characteristics w il l  be described here.
The f i r s t  step in the solution process is  to describe the under­
lying stochastic process, referred to as a pure birth-death process.
The state of the queueing system is  thought of as the number of customers 
in the system at an a rb itra ry  time. As previously pointed out fo r the 
analysis of computer systems, tasks w il l  be represented by customers.
Because the input process is  Poisson and the service time process is 
exponential i t  can be shown that the overall process is  Markovian. This
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means that the state o f the system at any time is  only a function of the 
adjoining states. (For example, i f  n tasks are in the system at time t ,  
then we only need to know what the p robab ilities  are fo r going to state 
n+1 and n-1. No other time history of the process is  needed.)
We begin to develop the model by obtaining the equations which 
describe the probab ility  o f housing n tasks in the system at time equal 
to t ,  which is  represented by Pn( t ) .  We fu rthe r define the input and 
service time processes as:
x = mean a rr iv a l ra te  (Poisson d is tr ib u te d ) 
y = mean service ra te  (exponentia lly  d is tr ib u te d )
Pn( t)  = Probability o f n customers in the system in time 
interval equal to t .
A (t) = xe” ^  In te ra rriva l time d is tr ib u tio n  
b (t) = ye~yt Interservice time d is tr ib u tio n  
Assumptions:
Pr  (o f an a rr iv a l occurring in  an in fin ite s im a l in te rva l o f 
length At)
= XAt + 0(At)
Pr (More than one a rriva l occurs in At) = 0(At)
Pr  (a service completion in At|system not empty) =
XAt + 0(At)
Pr  (More than one service completion in  At|more than one in 
system) = 0(At)
We now w ill apply these assumptions to form a difference equation 
in n (recall that these assumptions are based on the Markovian nature of 
the system).
Difference Equation fo r Pn( t ) t
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For n tasks to be in the system at time t ,  the following equation 
must be true:
Pn( t  + At) = Pn( t ) ( l  -  XAt + OAt)(1 - pAt + OAt) +
Pn+1 ( t) (y A t + OAt)(1 -  XAt + OAt) + Pn_] (t)(X A t + OAt) (2.1)
(1 -  pAt + OAt)
Where Pp(t+A t) = Pr (n tasks in  the system a t time t+At)
P p (t)(1-pAt+OAt)(1-pAt+OAt) = Pr (n tasks in  the system 
a t t+At and no a rr iv a ls  and no service completions 
occurring in  A t) t
Pn+1(t)(pAt+OAt)(l-XAt+OAt) = Pr (n+1 customers in 
the system at time = t  and no a rr iv a ls  in A t, but 
one service completion in  A t) t
Pn_l(t)(xA t+O At)(l-pAt+O At) = Pr (n-1 customers in 
the system a t t  and one a rr iv a l in  A t, but no service 
completions).
Letting a ll the (At) and 0(At) terms go to zero, (a f i r s t  
order approximation), the equation becomes
Pn( t  + At) = Pn( t ) ( l  - XAt -yAt) + Pn+1(t) (y A t)  + Pn_ i( t) (X A t)
(2 . 2 )
For the case o f n=o, the equation is  
PQ( t  + At) = PQ( t ) ( l  -  XAt) + P] ( t) (p A t)  (2.3)
In summary, the difference equation set fo r  the M/M/1/°°/FIFO 
model are:
Pn( t  + At) = Pn( t ) ( l  -  XAt -  pAt) + Pn+1(t)(p A t)  + Pn-1
(t)(XAt) (2.4)
PQ( t  + At) = P0 ( t ) ( l  - XAt) + P ^ tH pA t)
P iffe ren tia l--P iffe rence  Equation
The next step in the development of the model is  to convert 
the difference equations to d iffe re n tia l-d iffe re n ce  equations to fa c il i ta te  
the ir solution. We rewrite the equations as follows:
Pn( t  + At) - Pn( t )  = -  (X+p)AtPn( t )  + pAtPn+1(t)+XAtPn_ i( t )
Pq(t+ A t) - P0 ( t )  = - XAtP0( t )  + pA tP i(t) (2.5)
Pividing through by At and taking the l im i t  as At->0, gives
dPn( t)- a t - -  - (A+yJP^tJ + y P ^ t t J  + x P ^ U )
dPo ^ )
- a t — = -  XP0 ( t )  +  y P ^ t )  ( 2 . 6 )
The equation set (2.6) is  d iffe re n tia l in t  and difference in n.
Steady State Solution
To obtain a steady state solution, le t  dP^ - -^  = P 
in (2.6). The resulting equations are shown in (2.7 and 2.7b).
0 = -(x+p) Pn +  pPn+1 + xPn-1
0 = -XPQ + pP1 (2.7a)
reordering the equation gives 
D -  ~ (X+P) p j. x n
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To solve these difference equations the most straightforward 
approach is  to use an ite ra tiv e  procedure. A fter applying the ite ra tiv e  
method the solution is  found to be
Pn tl -  O™  P0 (2.8)
and
PQ = 1- ^  , where ^  = p ( tra f f ic  in tens ity )
Measures o f Effectiveness 
Number in the system and in the queue
The development o f a closed form solution fo r  Pn( t )  allows 
the further development o f the measures o f effectiveness tha t were 
described in Chapter I .  The f i r s t  of these measures that w il l  be obtained 
is  the expected number of customers in the system and expected number 
in the queue.
Let N = random variable "number o f customers in the system 
at steady state"
OO 00
L = expected value of N = £nP = £n(l-p)pn 
°° „ n=o n=o
L = (l-p)£np 
n=o
Consider the fo llow ing:
00 00
J npn = p+ 2p  ^ + 3p^ + ...+  npn = p(l+2p+3p^+.. . )  = p £ npn  ^
n=o n=l
CO _ CO
Note the £ npn~ is  the derivative of I pn with respect to p. 
n=l n=o
Since p<l,
00 *iv n 1
 ^ p ”  W p) n=o '
I = Knirr) = i .and * nP 
n=l dp [ ( I - p H
and so we f in a lly  obtain
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L= ( l - p ) p / ( l - p ) 2 = - ( ^ x T  ( 2 . 9 )
This resu lt now can be used to find the expected number of 
customers in the queue. Let Nq denote a random variable equal to the 
number in the queue and its  expected value by Lq.
oo
Then: Lq= E(Nq) = 0Pn + ^ (n -l)P n
0 n=l n
= I nPn= I  Pn = L - (1-P ) 
n=l n n=l n 0
— p p




^  T O = IJ )  (2J0 )
Waiting Time D is tr ib u tio n
The next measure of effectiveness to be developed w il l  be the 
expected value and the d is tr ib u tio n  of the waiting times fo r customers 
that pass through the system. Let Tq denote the random variable "time 
spent waiting in the queue" and Wq(t) denote i ts  cumulative p robab ility  
d is tr ib u tion .
Wq(0) = Pr(Tq<0) = Pr(Tq = 0)
= Pr (System is  empty at an a rr iv a l)
= P0 = 1-P 
I t  now remains to find W(t) fo r t>0.
Consider W(t), which is  the p robab ility  of a customer waiting 
a time less than or equal to t  fo r service. I f  n customers are in 
the system when an a rriva l occurs, then in order fo r the new customer to 
go in to service a ll n units must be serviced by time t .  Since the
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service d is tr ib u tio n  is  exponential and therefore memoryless, the prob­
a b ility  o f n completions is  independent o f the time of the current 
arriva l and i t  is  equal to the convolution of n exponential random 
variables (which is  Erlang type n). Also, since the input is  Poisson, 
the a rriva l points are exponentally spaced and, therefore, the prob­
a b ility  that an a rriva l finds n customers in the system is  identical to 
the stationary d is tr ib u tio n  of queue lengths. Therefore, we may w rite  
that:
co
Wq(t) = Pn(T <t) = I [Pn (n completions in £  t |a r r iv a l found n
" n=ll
in the system) P ]  + (1-p)
= (1-p) I P " y t  dt + (1-p)
n=l (n-1)
o
= 1-p “ ^O -pJt fo r ( t>0)
So
(2 . 11 )
Now that we have the Pdf o f T we can calculate the expected
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waiting time, which is  denoted by W :
*>00




and f in a lly
“ q '  Mu-aTJ (2 . 12)
The next measurement of in te rest is  the to ta l time that a 
customer has to spend in the system including service. Let us denote 
th is  by random variable T, i t s  CDF (cumulative density function) by 
W(t), i ts  density by w (t), and i ts  expectation by W. This can then be 
shown to be equal to
W(t) = (y -x )p '(y“ A)t (t>o) (2.13)
W = = (2.14)
Relations Between Expected Queue Length and Expected Waiting Time 
- L i t t le 's  Formula
There are certain relationships that can be seen among some of
the measures of effectiveness that have been previously developed. The
equations that w il l  be described here are due mainly to the work of J.D.C. 
L it t le  and they carry his name [110]. These proofs w il l  not be described, 
but the re la tions w il l  be enumerated and b r ie f ly  discussed.
The f i r s t  such re la tion  is  the one between average waiting 
time in the system and average waiting time in the queue. I t  is  shown 
to be
W = Wq + 1  (2.15)
Note that the difference is  the average service time, which is  a fa ir ly  
straightforward resu lt. However, the next two results are s lig h tly  
more subtle. These are the relationships between waiting times (system 




I t  is  fa ir ly  straightforward to see how one follows from the 
other, noting that the difference between L and Lq is  one. In general 
i t  can also be noted tha t on the average i t  takes 1/x  units fo r each o f 
the Lq to arrive  and the to ta l time i t  takes fo r the Lq to form must equal 
a customer's waiting time. Thus, Lq(l/x)=Wq. The same argument can be 
used fo r the re la tion  between L and W. This ends the discussion o f the 
M/M/1 model. For variations and de ta ils  the reader is  referred to [2 , 3, 
9, 16, 17, 18, 19]. This model is  not su ff ic ie n t to represent the m u lti­
processor system: there is  only one server, the service times are assumed 
to be Poisson d is tribu ted , and there is  only one stage.
The single server M/M/1 model can be expanded to include up 
to C paralle l servers. The method of solution d iffe rs  from that o f the 
M/M/1 model in only one respect. The service rate fo r th is  model w ill 
vary between y and Cy depending on how many servers are busy. The 
arriva l process is  identical to that o f M/M/1 and the overall stochastic 
process is  also identical (with an appropriate change in service ra te ). 
This multiserver model could be replaced by a single faster server; that 
is , an m server model is  a n a ly tica lly  the same as a single server with a 
mean service rate o f my. Therefore, the results fo r th is  model can be 
summed up as follows:
define the service and a rriva l rates by






r ( ^ r )  Pn fo r (1 <n<C)n. n' on.p
,n (2.18)
) Po <Ci">L C.p
In order to find  PQ, we can use the boundary condition
oo
I pn = 1 n=o
which gives
C-1 .n .n
P° [  + n. c ‘ * e b r > ]  ■ 1n=o n.p n=C C C.p 
Define r  = — and p = = 4 - .p C Cp
Then we have
C-1 n °° rn
Po nT + E (Cn_cC!)]= ] l  n=o n=C
Consider the series
°° n C iv r  _ r  1 , r  _ ^  ^
n=c (cn-cc ; ) ~ c: ' i - n
Then P0 = 1 / n  i r  <*•)" + (p<1)
n=o p
Note once again that the condition fo r a steady state solution is
The measures of effectiveness can now be derived u t il iz in g  the 
steady-state p robab ilities previously developed above.
Once again i t  is  seen that 
C-1
L = n1/ "  = l n\  k  ^  *  n -r  ^  r " ]  P°=o n-1 -L c L.
C-1 „n i “  „n
= 1 !  I n y p» (2 -19)n=l u - n=C Cn L 0
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But
C-1 r n C-1 r n-l
J i  TTPT7: = r  n| ,  Tn-T):
C-1 n C-1 n C-1
••JE Sr-*■ t X Sr-fpTj. ]
n=o n=o
C-1 r n C-1
= r  [ n l  *  '  '  ^=o
We see from equation derived fo r P , that
c- ' r n . l _  r r C 
n£0 HT -  P„ - CT(C-r)
then equation (2 . 20) can be w ritten as
L f l_  .  CrC + (C-r) Cr0' 1 ,
L rLPQ Cl(C-r) J
1 r C_1
= r [ P^ '  C C lTT-f)]
The following re la tion  is  then established in to  equation (2.19)
I  = [jn r ] [  2 + I c ( f ) n_c_1]n=C Cn u u n=C u n=o L
r c+l -I P r
- [V -][—A - ] + tao-fnC (1_ r}z r  C
the resu lt is  shown in equation (2 .21)
r C+1 —%e
L = r  + L _ £ _  p ] = A. + [ i i i l i l ! -------------  ]  p
c: (i-^-) p ( c - i ) i (Cp-A) 0
S im ilarly  the equation fo r Lq can be developed. The results are 
below:
r C+1
Lq = [ ------------— p i  P0
c : ( i- £ )z 0
\ c





(2 .2 2 )
We can employ L i t t le 's  formula to find  the average waiting time 
in the system. x
W= k =  1 +  [ I ilIj  p] Pn (2.23)
A y (C-1) ! (Cy-A) 0
Subsequently the average waiting time in the queue is  given by
— C
Wq= W - 1  = [ - ^ -----------p] PQ (2.24)
y (C-1)1(Cy-A) 0
Wq = which is  va lid  since L-Lq— . The p robab ility  density function
a y
.c „ A c
This equation can also be obtained through L i t t le 's  formula,
^9-, i l r I I  a
A
can be shown to be
Wq(o) = P0 [ i - - C ^ (c .r ) ]  = l - | ^ P 0 (2.25)
y
and .l— Q-(yC-A)t \
Wq(t) =--------------------------1 p + Wq(0)
( C - l ) ! ( C - i )  0
F ina lly ,
Wq(t) = ye 'y t [A-Cy+yWq(o)]-jl-Wq(o)][A-Cy] ye-(Cy- A)t (2.26)
This model has some of the same shortcomings as the M/M/1 model 
previously discussed. The most s ig n ifica n t shortcomings are: lack of
a second stage, lack o f a scheduling method, memory contention and 
memory modeling. In addition, the service mechanism has exponentially 
d istributed service times.
4.0 M/G/l Queueing Model
For the next model studied we w il l  relax one of the assumptions 
in the previously developed M/M/1 queueing model by le tt in g  the service 
time d is tr ib u tio n  become any general function. Now the model is  no
longer Markovian, and therefore the previous mathematical developments 
are not appropriate. Therefore, a new approach w il l  be used called 
the "Imbedded Markov chain" method. This approach w il l  allow the 
model to be converted to a semiMarkov process so that the analysis is  
made possible. Because th is  process of mathematical analysis is 
complex and would require more space than is  appropriate in th is  
document, the reader is  referred to Chapter 5 of Klienrock [9 ] fo r the 
complete and detailed analysis. However, the main points appropriate 
to th is  method follow.
F irs t, define the Poisson a rriva l process described by i ts  in te r 
a rriva l d is tr ib u tio n  given by equation 2.27a and the a rb itra ry  service 
time d is tr ib u tio n  given by equation 2.27b.
The cumulative density function o f the Pdf, b(x) is  denoted by B(x). 
Average a rriva l and service rates are given by A and p respectively.
A (t) = l-p "Xt 
B(x) = f(x )
t >0 (2.27a)
(2.27b)
2 1The variance of A (t) is given by ag = . The Kth moment o f the
service time
o
which is  sometimes expressed as
Let
N (t) = The number of customers present at time t .
XQ(t)  =The service time already received by the customer in 
service at time t .  This is  necessary because the 
service time d is tr ib u tio n  is  not necessarily that of
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the memoryless type, so the las t a rriva l time 
entering the system must be c lea rly  specified.
Thus i t  can be seen that N(t) is  non-Markovian. However, the 
vector, [N (t),X Q( t ) ] ,  is  a Markov Process because i t  does summarize a ll 
o f the system's past h istory relevant to the future system development.
Note that the description of the system (state vector), has gone 
from single dimension (the M/M/1 case), to a two-dimensional vector. As 
in the M/M/1 case the number o f customers in the system N(t) is  s t i l l  
denumerible, but now the expended service time XQ( t)  must also be provided 
and that is  a continuous variable. In order to solve th is  problem the 
"imbedded Markov Chain" method is  used.
The Imbedded Markov Chain
The purpose of th is  method is  to transpose a two dimensional 
description (N(t),XQ( t ) )  in to  a one-dimensional description N (t). To 
accomplish th is  condensation i t  is  necessary to examine only a special 
set of time epochs instead of a ll points in time. These points must be 
specified so that given one such point and its  future input, we can 
specify the next point in time by some calcu lation. One such set o f 
points with the desired property is the set consisting of departure 
instants from service. I f  we specify the number o f customers le f t  in 
the queue by a departing customer, we can compute th is  same quantity at 
some other point in time given the input o f the system. This describes 
a Semi-Markov process in which the state transitions occur at customer 
departure instants. At these instants we define the imbedded Markov 
Chain to be the number of customers present in the system immediately 
following the departure. The state transitions take place only at the 
imbedded points and form a discrete-state space. The d is tr ib u tio n  of
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time between state transitions is  equal to the service time d is tr ib u tio n
B(x) whenever a departure leaves behind at least one customer, and i t
w il l  equal the convolution of the in te ra rriva l time d is tr ib u tio n  (ex­
ponentially d is tribu ted) with b(x) in the case that the departure leaves 
behind an empty system. In e ither case, the behavior of the chain at 
these imbedded points is  completely describable as a Markov process.
Thus the approach taken focuses attention upon departure instants from 
service and specifies the state variable as the number of customers le f t  
behind by such a departing customer. The next step is to solve fo r  the 
system behavior at these instants in time. This u ltim ate ly leads to a 
solution of a ll points in time.
Transition P robabilities
The next phase in the solution requires the development o f the 
state trans ition  method. We f i r s t  define the following:
Cn = The nth customer to enter the system
S„ = A rriva l time of C„n n
t n = Sn“ Sn_i = in te ra rriva l time between Cn_-j and Cn
Xn = Service time fo r Cn
qn = Number o f customers le f t  behind by departure o f Cn 
from service
vn = Number of customers a rriv ing  during the service o f Cn
We are interested in solving fo r the d is tr ib u tio n  of q^, namely,
P(qn=K), which is  a time-dependent p robab ility . Its  lim itin g  d is tr ib u tio n  
(Cn-*=°) corresponds to d^, which is  known to be equal PK* As previously 
stated the number o f a rriv ing  customers qn impacts heavily on the ultimate 
solutions.
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The one step trans ition  matrix is  defined as
Pi j P[qn+, -  J|q„=1]
Since transitions are only observed at departures, i t  is  clear that 
qn+i <qn“ 1 1S an impossible s itua tion ; on the other hand, qn+^ q n- l  is 
possible fo r a ll values due to the a rriva l vn+-|. I t  is  easy to see that 
the matrix o f trans ition  p robab ilities  P = [P^-] ( i» j = 0 ,1 ,2 , . . . )
* J
takes the following form:
P =
“ i “ o*.. 0 1 2
Ot 0t*i Cr\ . . .  0 1 2
0 a a-| . . .





For example, the i—  component of the f i r s t  row of th is  matrix 
gives the p robab ility  that the previous customer le f t  behind an empty 
system and that during the service o f C +i exactly i customers arrived 
(a ll of whom were le f t  behind by the departure o f Cn+-j); s im ila r ly , fo r  
other than the f i r s t  row, the entry P.. fo r j> i - l  gives the p robab ility
' J
that exactly j - i +1 customers arrived during the service period fo r  Cn+^, 
given that Cn le f t  behind exactly i customers: o f these i customers one 
was indeed Cn+.j and th is  accounts fo r the +1 term in th is  las t compu­
ta tion . The state trans ition  diagram is  shown in Figure 6 , in which








The next step is  to calculate the a^. The a rriva l process is  
c learly  independent o f the state o f the system (As previously mentioned 
i t  is  Poisson). S im ila rly , Xn, the service time fo r Cn> is  independent 
of n and is d is tributed according to B(x). Thus, vn, the number of 
a rriva ls  during Xn, depends only upon the duration of Xn and not upon n 
at a l l .  The subscripts on vp and Xn can be eliminated and replaced 
with random variables v and x and w ritten as 
P(Xn<X) = P(x<X) = B(X)
P ( v n=K)  = P(v =K ) K’
According to the law of to ta l p robab ility
<*K = P (v=K ) P ( v  = K, X<5(<X+dX) dX (2.29)






Since th is  is  a Poisson process, the p robab ility  beneath the integral 
can be replaced by the expression
»K
ctK M l  o kT e " Xxb(x)dX
This completely specifies the trans ition  p robab ility  matrix P.
Now that the trans ition  p robab ilities  have been bound, the 
next element to compute is  the lim itin g  or mean queue length.
’ = Jte %
The f i r s t  step is  to find  an equation re la ting  the random 
variable qn+  ^ to the random variable qn. This is  done by considering 
two cases. The f i r s t  case is  where Cn leaves behind a non-empty queue. 
A diagram of th is  case is  shown in Figure 7.
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Case where q 
Figure 7
n<o
The assumption is  s t i l l  made that the queue d isc ip line  is  f i r s t  
come, f i r s t  serve (although th is  assumption only influences waiting 
times and not the queue lengths or busy periods). I t  can be seen 
from the diagram that the expression fo r qn+-j is
V i = V 1+Vn+1 For’ V 0 (2-30)
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The second case is  where qn=o, that is  where the departing 
customer leaves behind an empty system. This is  shown in Figure 8 .
server





Here qn is  c learly  zero, since Cn+-j has not yet arrived by 
the time Cn departs. Thus qn+-| (the number of customers le f t  behind 
by the departure o f Cn+-|) is  merely equal to the number o f a rriva ls  during 
the service time.
V l = vn+l and’ qn=o 
Putting both cases together gives




vn+l q =0 Mn
(2.31)
Now Ak, the shifted discrete step function, is  introduced: 
f, K=l,2 , . . .
^ 0 K<0
AK =6K-1
Using the function the defining equation is  w ritten :
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qn+l = % - \  + V l  (2'32)
As usual, concern is  not with the time-dependent behavior,
but ra ther w ith  the l im it in g  d is tr ib u tio n  fo r  the random variab le
*f*h
qn, which is  denoted as q. Accordingly the j — moment is  assumed to 
e x is t and in  the l im it  as n goes to  in f in i t y ,  namely, 
lim E [qj] = E[q^].
n-xx.
Taking the expected value o f the equation (2.30) and then 
taking E[ W  -  E[(g - E[4%] ♦ E[V , ]
the l im i t  is  n-*».
E[q] = E[q] - E [ A - ]  + E [ v ]  (2.33)
However, th is  does not y ie ld  the desired expectation E [q],
but E [ A - ]  = E [ v ]  (2.34)
By d e fin it io n ,
E [ v ]  = Average number o f a rr iv a ls  in the service time.
Since a s ing le-server system is  being considered
E[Aq] = P[busy system], and P[busy system] = p 
(from one previous d e fin it io n  o f the u t i l iz a t io n  fa c to r) and a lso, then,
p = E [ v ]  (2.35)
Thus the reasonable re s u lt is  obtained th a t the expected number 
o f a rr iv a ls  per service in te rva l is  equal to  p (=aR). For s ta b i l i t y  p 
must be less than 1.
F in a lly , in  solving fo r  q, the attempt is  made to  fin d  th is  
average value by f i r s t  squaring and then taking expectations o f equation 
(2.30).




Aq„ = Aq_ and q„Aq„ = qn
Applying the expectation to  the previous equation (and a fte r
some algebraic manipulations) the re s u lt is  
r / « \ _ . E ( v 2 ) - E ( v )
E(q)  -  P + 2 ( l-p )  (2.37)
_2
The only unknown is  E (v  ).
-2In order to  fin d  E ( v  ) the second moment o f v must be found.
This process o f find ing  the second moment involves defin ing the z- 
transform o f v and V(z). Using the Laplace transform B*(s) o f the 
service-time d is tr ib u tio n , the fo llow ing  re la tionsh ip  is  developed.
V ( z ) = B * ( A - A z )
The deriva tives o f the z-transform are computed and the 
re la tionsh ip
d v M ,  d q ^ x z i .  where y .  X_X2
is  derived. A fte r evaluating the d e riva tive , the re su lt shown in 
equation (2.38) is  obtained.
v 2 -  v = A2R2 (2.38)
Applying th is  re su lt to  the previously developed equation 
(2.37) gives
A 2q = P + ^ p) (2.39)
2 2 - 2This re su lt can be w ritte n  in  terms o f = ^ / ( x )
q - P + P 2 <1+Cb> 
2 ( 1 - p )
(2.40)
The las t formula is  the well known "Pollaczek-Khinchin (P-K) 
mean-value formula". Note tha t th is  average depends only upon the f i r s t
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two moments (x and x2) o f the service-time d is tr ib u tio n . The next 
formula o f in te rest w il l  be one re la ting  q to R, the average number o f 
customers in the system.
R -  f  KP[q-K]
K=o
S im ila rly , the average queue size may be calculated by sub­
tracting unity from th is  calculation (equation 2.41), as long as there 
is  at least one customer in the system (lower l im it ) .
V  I (K-l)P[q=K]
K=1
R = I KP[q=K] - f P[q-K] (2.42)
q K=o K=1
But the second sum is  merely p and so the resu lt is
Rq = R-p (2.43)
L it t le 's  resu lt again becomes important because,
R = XT
where T = average time in  the system.
In addition, we know that q also represents the average number 
of customers found at random, and so q = R. Therefore,
R = p+p2 =x t (2 -44)
Solving fo r T:
2
T = X + Px (1+Cb  ^ (2.45)
2 ( 1 - p )
This la s t equation easily shows that the to ta l time in the 
system is equal to the average service time plus the average time that 
a job spends in the queue. The average queueing time is  also equal to 
W.
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W = <*R<1+Cb> . Wo ,, 46,
J T ^ pT-  ‘  TTP (2' 46)
where 
WoS tg.
The fin a l two developments are the derivation of the 
d is tr ib u tion  of numbers in the system and the d is tr ib u tio n  of waiting
time. Only the results w i l l  be described here: the development is  beyond
the scope o f the purpose o f th is  thesis.
Q(Z) = (2.47)
Equation (2.47) gives the Z-transform of the number of 
customers in the system and is  known as the "Pollaczek-Khinchin (P-K) 
transform equation". Also equation (2.48) is  the Laplace transform 
of the d is tr ib u tio n  of to ta l time spent in the system.
S*<s > =■ B*<s> (2.48)
where
S*(s) = W*(s) B*(s)
“ *<s> ■ f ^ ( s ) x  <2-49>
The solution to th is  model is  a beginning to the analytical 
solution of models which have non-Markovian service time d is tr ibu tions . 
This model has some shortcomings which prevent i t  from accurately rep­
resenting the multiprocessor system. The shortcomings are: the lack o f 
a second stage, the representation o f a scheduling algorithum, the lack 
of para lle l servers and the in a b il ity  to model the memory and memory 
contention.
5.0 M/G/C Multiserver Queueing Model (E^/E^/C)
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The M/G/l model can now be expanded to an M/G/C which may be 
approximated by an E^/E^/C model. The E^/E^/C model w il l  approximate 
the multiprocessor system with the exception of the second scheduler 
stage and the modeling o f memory and memory contention. This model is 
the most complex fo r which a s ign ifican t portion of the solution exists. 
This section w il l  i l lu s tra te  the complexities of the analysis required 
fo r a simple dual server model. The detailed results of the analysis 
are contained in [36]. Some approximation methods of the more generally 
M/G/C model are contained in [37]. The approximation discussed in [37] 
provided numerical results tha t had an error o f about 5 percent. The 
Ek/E^ /2  model w il l  now be discussed as an il lu s tra t io n  of the general 
E /^E^C model.
The states o f the system are defined by three degrees of freedom 
(v.N-pNg) where:
v = the number o f a rriva l phases in the system 
= a+bK i f  b = the number o f real customers in the queue
a = the number o f a rriva ls  in the Poisson stream 
since the las t real a rriva l 
n-| = the number o f service phases le f t  to complete by the 
customer being serviced on the " f i r s t "  service line  
n2 = the number o f service phases le f t  to complete by the 
customer being serviced on the "second" service line .
Diagrammatically the system may be represented as follows:
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E^/Em/2 Queueing Model 
Figure 9
Some of the transitions that characterize the system are: 
(K -l;0 ,n ) (0;m,n) a fte r 1 exponential a rr iv a l,
i f  v<K (v ;0 , l)  (v;0,0) a fte r 1 exponential departure,
i f  v<K (v ;n , l)  (v;n,0) a fte r 1 exponential departure,
i f  v>K (v ;n , l)  (v;K^n,m) a fte r 1 exponential departure.
The assignment of channels is  assumed to be probabalistic 
with equal p robab ilities per channel. The p robab ility  tha t the system 
is in state (v;n-|,n2) is  P(v;n-|,n2) and therefore, because the channels 
are ide n tica l, P(v;n-|,n2) = P(v;n2 ,n-|).
The to ta l number o f equations required to formulate the r-server 
case is  2x3r . These equations turn out to be under-determined and the 
system cannot be solved via recursive means; therefore, the analysis 
proceeds by using the generating function G (x,y,z), which is defined as:
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00 m m
G(x,y,z) = I I I P (v.;n1 ,n2 )XnYnZn2 +
n=0 n-|=l n2=l 1 1 c
K-l m
1 I P(v- ;n-| ,0)X y 1 + 
n=0 n ^ l  1 1
V  I  P (v.;0 ,n2 )XvZn2 + ^ P f v .  ;0,0)Xn (2,50)
v=0 n2=l 1 c n=0
The next step is  to solve th is  generating function. To do th is
le t
zm=yn z=Wj y j j =0 , l , 2 , ,m-l
Let
4* k
W being one of the m roots o f un ity.
Making use o f the model's symmetry and the above operations:
I I P(v+Kjn,l)Xvd £ £  ]" + f I P(^K;n,l)Xv[ ^ ---- ]n
n=o n=l z+e en n=o n=l w’ (2+e-ex )
rn i  i n i  m i .»
+ 0 I  P ( K - l ; n , o ) [ ^ -  ]  + e£ P(K-1 j n . o ) ^ —  l n +0Pf K l - OOl
n=l 2+0 ex n=l W (2+0-0 +0P( K- ‘ >°>0^A
rw1(l+e-e„)-l K-l m . m _
'  ‘  [ --------T 2— ] I  I  P (v ;n ,o )x ',( l+»1)n(2+e-e )” " n
1 +to v=o n=o
+[He-ex- J  } Y  f  p(v in .o)xv(I+«,i )nt2+o-en)” -n
T+ui v=o n=o
(XN(2+0-0n)m - (l+«o ) ] where e= A/y (2.51)
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Rouche's theorem can be used to locate the roots o f the
equation. The equation can be shown to contain:
1 1TjKM roots fo r M even; ^ (M + l) roots fo r M odd.
U ltim ate ly the lim it in g  equation is  found to  be (as X,Y,Z-*1),
P(0) + |P ( 1 )  = 1-p
where
P(n) = the p robab ility  o f n real customers in  the system and
M
p = u til iz a t io n  =&2 -^
In general fo r r  servers i t  may be shown that:
7  P(»—1) + |  P(r-2) + ...+  i  P (r- l)  + ...+  P(0) = 1-p
In summary i t  can be noted that only the state p robab ilities  have 
been developed fo r the E^/E^/C model. The results o f developing other 
system parameters remain fo r future research e ffo rts .
6.0 Feedback Queueing Models
Many models fo r computer systems have been developed around the 
feedback queueing framework [5, 8 , 9, 10, 12, 13, 14, 15, 28, 32, 39, 40,
41, 42, 43]. These models, however, l im it  the maximum number
of jobs in  the system, and they do not consider non-exponential service 
time d is tribu tions  and specialized scheduling algorithums. The 
modeling approach used here shows the most promise o f a ll the models
studied. I t  does allow fo r many stages o f services and specialized
network paths between modeling elements that would be required fo r the 
modeling of some types of computer systems. Most o f the more complex 
models developed are solved approximately by solution simulation. This 
modeling approach w il l  not be discussed in d e ta il, but the various areas 
of in terest in queueing networks is  considered.
There are several survey a rtic le s  and tests tha t i l lu s tra te  the 
use of queueing networks in the modeling o f computing systems [9 , 10,
14, 27, 28, 40, 44, 124]. The modeling of d is tin c tive  system archi­
tectural features and the testing of various changes in machine configu­
ration fo r the purposes of computer system design was the subject of 
[ 6 , 7,15, 29, 42, 45, 46]. Basic work in  the area of computer system 
queueing networks can be found in [14, 28, 32, 47]. F ina lly , several 
solution methods, prim arily  numerical, are found in [17, 34, 39, 41,
43, 48].
In summary, there is  no existing computer network queueing model 
that w il l  solve the representation developed of the computer system 
described in Figure 2-2.
7.0 Summary
The queueing models discussed in th is  chapter are not su ffic ie n t 
to  completely describe the computer system model. The d if f ic u lt ie s  in 
modeling the computer system employing queueing theory evolve around 
these points: ( 1 ) service time d is tr ib u tio n  is  non-exponential, (2 )
a scheduling method is  used other than FIFO, and (3) memory is  treated 
as a resource in the scheduler. Therefore, simulation is  turned to fo r 
investigation and analysis. (This w il l  be described in Chapter 3).
I t  is  ins truc tive  to note how the complexity o f the analysis 
o f queueing systems increases when the Markovian assumptions are relaxed 
and m ultip le channels are added. Further complexities arise from the 
use of specialized scheduling models and resource allocation schemes, 
as well from the use o f any type of networking or feedback.
CHAPTER I I I  SIMULATION MODELING
(1.0) BACKGROUND
This chapter w ill describe the method used to numerically analyze 
the model shown in Figure 10, which was described in de ta il in Chapter 
I I  (Section 1.0, and shown in  Figure 3) but not solved in a closed 
form. The method is  called "Stochastic" simulation, and u tiliz e s  the 
"Monte Carlo" methodology [2 , 20, 21]. Simulation has been used to 
numerically solve computer system models in the past [14, 28, 49, 50,
51, 52, 53, 54]. I t  has both advantages and disadvantages over analytical 
modeling techniques. The main disadvantage is  that i t  provides neither 
an optimal solution nor a "path" to the optimal solution. Often th is  
objection is  countered with the fac t that usually there is no other 
realizable solution. There are two advantages to simulation: (1)
simulation is  often the only method that can adequately describe the 
system's structure, and (2 ) i t  provides an almost unlimited choice in 
measurement s ta t is t ic s , and output data or results.
In developing a stochastic simulation model o f th is  type there
are several decisions to be made: (1) the type o f timing mechanism to
be used, (2) the level o f aggregation to be used, (3) the description of 
the computer system's workload and (4) the computer language in which to
implement the model. Simulation models o f computer systems of the type
discussed in th is  chapter have been previously developed fo r many purposes.
Models have been previously developed to help design engineers 
evaluate various strategies fo r building computer 1/0 devices [ 6 , 35,
46, 55] and to evaluate the effects o f changing operating system control
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parameters (e .g ., in i t ia to r  scheduling, control points, p r io r it ie s ,  
e tc .) or overall system performance [28, 48, 50]. These simulation 
models are usually b u ilt  to very specific design or structure and 
therefore the results are not generalizable. These models also deal 
with large scale computing systems and not with small or medium scale 
systems.
Several computer system models have analyzed the large scale, 
non-transparent multiprocessing systems, e .g ., IBM 360/65-MP and CDC 
6600/6700 systems [23, 52] and the array processor system of I l l ia c - IV
[64]. A model o f a multiprocessor system which uses the cross-bar 
switching technique and has private processor memories has been developed 
[28] as well as models which analyze various computer design a lte r­
natives [ 8 , 50].
The simulation model discussed in th is  chapter d iffe rs  from 
those previously mentioned in the following s ign ifican t ways: (1 ) the
model deals with transparent multiprocessing in a minicomputer system,
(2) memory contention is  handled w ithin the model, and (3) memory is  
allocated by the scheduler as a resource. This model is  modular in 
design to allow fo r maximum f le x ib i l i t y .  Within a wide la titude  i t  
allows the user to change the scheduling method, the number of processors 
and th e ir  p robab ility  density functions, the amount of memory, and the 
type and amount of memory contention. I t  is  designed to emulate the 
behavior o f any computer system that has from one to N processors. The 
model presumes that the system runs one copy of the operating system in a 
shared memory that is  multiported. A ll 1/0 devices in the model are 
considered to be multi ported, and there is  memory interference modelled 
using an equation developed by Eckhouse and Nelson [56].
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Modeling decisions were made concerning the timing mechanism to 
be employed, the task-stream representation to be used and the simulation 
language. The timing mechanism employed is  the "next event" method.
This method was chosen as opposed to the "fixed increment" scheme [20,
21] because the events to be scheduled occur unevenly in time. The 
next decision made concerned the method by which computer workload is 
described. There are two general approaches: (1) trace modelling, and
(2) a s ta t is t ic a l description of the workload [4 , 28].
Developing a trace of a computer system's workload presupposes 
one hundred percent knowledge of the actual system's workload [57].
Often, a trace is  not considered, e ither because i t  is  too costly (in 
time and/or money) or because the task-related information is  not 
readily available. Because traces (also called "Scrip ts") consist of 
chronological streams of task-related commands to a pa rticu la r operating 
system, they are not easily transported or interchanged among systems.
The second method, the s ta t is t ic a l description o f tasks, is  fa r  less 
costly , more easily changed, and more usable fo r  a general analysis. I t  
has received a much wider use [28, 58, 59, 60, 61, 62]. This method 
consists o f taking samples from a real system of the tasks tha t are 
being run and build ing from these observations a s ta t is t ic a l description 
of the sampled tasks' resource requirements, e .g ., a d is tr ib u tio n  of 
processor execution times.
The f in a l decision concerned the computer language in which to 
implement the model. I t  is  w ritten in Fortran IV-10 on the DECsystem-10, 
because i t  allows the maximum tra nsp o rta b ility  and embodies the most 
f le x ib i l i t y  o f a ll the available languages. The general model queueing 









General Model Diagram 
Figure 10
The model's basic flow is  patterned a fte r the one developed fo r 
the model o f a single queue described in [63] and modified fo r  m ultip le 
channels, scheduler input (second stage), and memory contention.
(2.0) OVERALL APPROACH
In designing a simulation model o f the general multiprocessor 
configuration, several additional s ig n ifica n t decisions were made. 
Decisions of concern were: (1) the handling of the error introduced
by the s ta rt up transient conditions, (2 ) how is  the model stopped?,
(3) when has the model run long enough to  provide steady state results?,
(4) how is  the memory contention to be handled?, and (5) how is  the
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memory resource, as well as other resources, to  be modelled? These, 
plus the previous decisions comprise the bulk of the important problem 
and solution areas encompassing the simulation model constructed.
The previous decisions on timing mechanism (next event), computer 
language (FORTRAN), and task stream modeling (stochastic) were in part 
dictated by factors not wholly determined by the computer system being 
modelled. In addition, i t  is  worth noting that in using the next event 
approach one must consider what events during the simulation run are 
possible. As one can easily see from Figure 10, only two kinds o f 
events are allowed: task a rriva ls  to the scheduler and service comple­
tions (one fo r each queue). The model's overall design employs two 
d is tin c t components: (1) A method which f i r s t  manufactures random 
occurrences fo r a rriva ls  and th e ir  subsequent service times, and which 
chains these events together in a chronological order, and (2 ) a 
structure that steps from one event to another co llecting  s ta t is t ic s .
Thus, the model uses a "Monte Carlo" methodology to make pseudo-random 
occurrences and then processes these occurrences in a consistent order.
There were, however, design considerations based only on the 
system's behavior. The best way to describe the model's design is  to 
answer the aforementioned questions. The questions fa l l  in to  two 
categories, simulation related and computer system related.
Simulation Related Questions
These questions deal p rim arily  with how the mechanics o f the 
simulation are to be accomplished. (How is  startup accomplished? When 
is  steady state reached? How is  i t  stopped?). These questions impact 
very heavily on how task related s ta t is t ic s  are collected.
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The f i r s t  question deals with the problem o f large variances in 
task s ta tis t ic s  fo r waiting times, queue lengths, and flow times fo r  the 
f i r s t  few jobs that enter the system (startup problem).
The model starts out with time equal to  zero and i t  schedules 
the f i r s t  task a rriva l at that time. The next NP-1 (NP= number of pro­
cessors) tasks are assigned to d iffe re n t queues in order (one per queue) 
and the id le  time of each queue is  set equal to clock time at the time 
the task is  scheduled. This in it ia liz e s  the id le  time calcu la tion fo r 
the model.
Id le Time ( I)  = Clock
where I = the queue assigned (maximum = NP)
and Clock = Current Simulated Time
I t  was decided that the variance in to ta l time that a job spends 
in the system w il l  be the s ta t is t ic  that w il l  indicate whether the
system is in a steady state. This variable is  one commonly chosen and
has been used in [60]. By actually p rin ting  the values of to ta l time 
spent by a task in the system (TST), i t  was easily observed that the 
variance of th is  variable stab ilized a fte r about 5 to 10 tasks had 
passed through the system. The shortest run was chosen to include at 
least 300 tasks, so the 5 to 10 startup tasks were a very small per­
centage of the to ta l time (less than 2 percent). Comparison runs were 
made with these startup tasks present and removed: the difference in 
average task flow time was less than 1 percent. Thus, a ll tasks were 
counted.
The second problem to be dealt with was how to determine when 
the system had reached a steady state and could therefore be terminated.
I t  was once again decided that the ind icator would be the task TST
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times, and that th is  would be s ta t is t ic a lly  analyzed every 30th task
execution. The s ta t is t ic s  computed were based on the assumption that
these TST times obeyed the central l im it  theorem and could be analyzed
as though they were d istributed normally. The formulas used were found
in [64] and describe the computations required fo r a confidence interval
at the 95 percent level that the sample TST is w ith in  one un it of the
population TST. The basic computations are as follows:
_  n 
Sample mean = x = I x.
i= l 1/nn
—  2 A2Sample variance = Varv = I (x .-x ) /n = a
x i= i 1
a
Sample standard deviation = a = /Var
X  X
A A
Standard deviation of the mean estimator (x) o _  = ax/v'n £ ax/^n
x
where n = sample size 
The confidence l im it  is  determined as follows:
The simulation is  stopped when the p robab ility  tha t the sample means 
d if fe r  from the population means by less than one un it is  less than .95. 
That is ,
P (|x -yp |< |) < .95
where
up = population mean
I f  i t  is  assumed that the x  ^ are normally d is tribu ted with mean Up,
_  2 then x is  normally d istributed with mean and variance 0x/ n* With
these assumptions and using the fact that fo r a large sample size,
A
cr v, we have
X “  X
P( |3T-pp |<1.960 //n  ^ .95.
X "
A
Thus, choosing n so that 2o /Jn<_1, the system is considered to  be,
X
with high p robab ility , in a steady state.
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The th ird  and fin a l simulation related problem is  what to do 
with unfinished work in the system when the model is  stopped. Again, 
the alternatives are to stop the task input stream and "dry the system 
up" or to truncate the TST times of jobs in the queues or to ju s t throw 
these jobs away. Once again observation showed that on the average there 
was a small number o f jobs remaining in the system, usually less than 
2N. This number was considered small when compared with the several 
hundred jobs being run, p a rticu la rly  when system usage was heavy. 
Therefore, the times fo r jobs in the system was truncated at the maximum 
time and the s ta tis t ic s  computed.
Computer System Related Questions
Questions related to the system being modeled and tied  to the 
resource modeling area dealt with how to model the memory interference 
(contention) how other resources a ffec t the system's performance and 
how to model these effects.
The f i r s t  problem was how to model the reduction in performance 
that is due to the delays caused by the interference of processors 
try ing  to access memory at the same instant in time. This problem was 
discussed and modeled by Eckhouse and Nelson [56 ], and by Bhandarker
[65]. (The la tte r  proposed the simple theoretical resu lt that was 
validated with tests on the actual multiprocessor system discussed 
la te r in th is  thesis). A memory interference theory from [56] (a 
equation to depict th is  e ffec t) was used to model the memory in te r­
ference. The equation describes the to ta l system throughput re la tiv e ly . 
The basic equation is :
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TT(MM/r ) ( l( l /M M )( l(T/N P )( lr )NP)=0 
where: TT = Total system throughout (assume 1 processor = 1.0)
r  = Processor /  bus u til iz a t io n  
NP = Number o f processors 
MM = Number o f memory banks (1 per con tro lle r)
This Eckhouse-Nelson equation can be recursively solved fo r  TT. 
The theory is  based on a very simple but e ffec tive  premise tha t memory 
interference is  a function o f s ta tic  p robab ilities . The Eckhouse- 
Nelson equation predicted performance w ith in  3% of experimental data 
gathered on a real multiprocessor test system. Also [56] discussed the 
e ffec t on memory interference o f system I/O usage and th is  was ve rifie d  
by experimental resu lts . The use of the Eckhouse-Nelson memory conten­
tion formula with d iffe re n t r  values therefore can model the e ffec t of 
system I/O contention. For example, fo r  some simulation runs, values 
of r  greater than 0.65 were used to model moderate to heavy I/O a c tiv ity . 
The modeling of system overhead is  also the last problem of importance 
to be solved. The method used was the same approach used in [15 ], 
which had good experimental va lida tion . Thus, with these and the 
previous questions answered, the serious design o f the model could be 
executed.
(3.0) SIMULATION MODEL-DETAIL DESIGN
To describe the detailed design o f the model, a general flow 
diagram is  presented f i r s t  and then the separate processing steps are 
discussed in greater d e ta il. The FORTRAN source code fo r the model is 
reproduced in Appendix A, with annotations.
To begin, the general flow diagram of the model is  shown in 
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Figure 11
The next step is  to describe in de ta il what is  done in each of 
these blocks. The blocks have been numbered fo r reference.
Blocks 1, 2: In it ia l iz e  the Model - Create a New A rriva l
In th is  block the simulation is  started by causing the f i r s t  
a rriva l to occur at time equal to zero. This is  scheduled in to  a queue 
and a processor. The next a r r iv a l's  time is  also selected. The in i t ia l
id le  time is  set up fo r the f i r s t  job as previously described. The most 
imminent service completion time and a rriva l time are computed.
Block 3: Find the Next Event
In th is  block the two most imminent events from each category 
(service completion, a rr iv a l)  are compared. From between these two 
events the most imminent is  found and program flow continues based on 
the event type.
Block 4: Process the Service Departure
S ta tis tics  re la tive  to the completion of service at a queue are 
collected. The f i r s t  condition to be checked is  the determination of 
whether or not there is  id le  time to co lle c t. I f  the queue is  found to 
be zero, then the scheduler is called to see i f  a job awaiting memory 
can be placed in the queue in an e ffo r t to increase processor u t i l iz a t io n . 
A fte r th is  has been done, the program locates the next most imminent 
service and goes back to Block 3.
I f  the queues are non-zero, then the service on the current job 
is  completed and a task is  taken from the queue and i ts  service time is  
computed. The minimum o f a ll the service completion times is found and 
the program returns to Block 3. Waiting time fo r  a ll queues is  computed, 
and the sum o f a ll service times associated with any queue is  computed 
when the service time is  o r ig in a lly  generated. I f  a fte r the new service 
generation the queue goes to zero, then an attempt w il l  be made to swap 
a job to i t  from one of the other queues. A block of memory is  also re­
turned to the memory pool.
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Block: 5 & 6 : Process an A rriva l to the System
Arriva l to the model, scheduling the a rriva l and updating waiting 
time and queue s ta t is t ic  co llection  are reported w ith in th is  block.
The waiting time is  computed fo r a ll jobs in queues at the time of the 
a r r iv a l's  occurrence. The a rriva l is  then scheduled in to  a processor 
queue via the scheduling algorithm. The most imminent service time is  
then checked to see i f  i t  coincides with the a rr iv a l, and i f  i t  does the 
program flow goes to Block 4. I f  the events do not coincide the queue 
s ta t is t ic s  are updated and program flow returns to Block 3.
Scheduling Algorithum
The follow ing algorithum is  used to schedule tasks in to  the pro­
cessor queues. The scheduling process has three d is t in c t steps: (1)
memory allocation and queueing, (2 ) assigning to processor queue, and
(3) the generation of a service time i f  the queue is  equal to zero.
The scheduler f i r s t  attempts to see i f  there is  any memory 
available in the memory pool. The maximum memory allowed fo r the system 
is  a user controlled input, as is  the amount of memory required by each 
task. For the purpose of th is  thesis, each task is  assumed to use 8K of 
memory. This was determined by the actual memory required to run the 
tes t tasks. Memory is  returned by ex iting  tasks and taken by tasks 
placed in the processor queues. Thus, th is  portion of the scheduler 
e ithe r places tasks in the memory queue or attempts to  place then in a 
processor queue.
The second portion of the scheduler accomplishes the actual 
assigning o f a task to a processor. The algorithm used to  assign tasks 
to queues is  the "smallest expected work" method. The smallest expected
work is  computed fo r each queue, by m ultip ly ing the number of tasks in 
the queue by the mean service time fo r the queue. The task to be assigned 
is  then placed in the queue with the smallest value based on the previous 
calculations. A fter the job has been assigned, the amount o f memory 
le f t  in the pool is  checked and i f  there is  enough fo r another job the 
memory queue is  checked. I f  a task is  in the memory queue then i t ,  too, 
w il l  be scheduled, as before. This process continues u n til a ll available 
memory has been exhausted.
The f in a l portion of the schedule is the processing o f tasks 
that are scheduled into empty queues. I f  a task has been scheduled in to  
a queue which is  empty and which also has an id le  processor, then there 
re a lly  should be no queue and the task should be immediately run by the 
processor. This is  done in the f in a l portion of the scheduler i f  i t  is  
required.
General Comments
In Blocks 4, 5, and 6 the time is  checked to see i f  the maximum 
run time has been exceeded. Every 30th service time generation the 
s ta t is t ic s  concerning the mean flow time are computed and the test is  
made to see i f  the model should be stopped.
The Collection of S ta tis tics
The model co llects s ta t is t ic s  on tasks, queues, processors and 
memory. The s ta tis t ic s  that are collected on tasks are (1) mean flow 
time, (2) maximum flow time and (3) average waiting time. The s ta t is t ic s  
collected on queues are (1 ) average queue length, (2 ) maximum queue 
length and (3) number of tasks remaining in the queue at the end o f the
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simulation. The s ta tis t ic s  collected on the processors are (1) average 
u tiliz a t io n  and (2) average service time. F ina lly , the s ta t is t ic s  
involving memory are (1 ) average memory used and (2 ) average length of 
the memory queue.
Task Related S ta tis tics
The co llection of the flow times of tasks (time spent in the 
system) requires that the program mark a task as i t  enters the system 
and once again when i t  leaves: the difference between the two gives the
flow time. The mean flow time is  the arithmetic average of a ll flow 
times and the maximum flow time is  the longest time found. The average 
waiting time is  computed from the following formula:
mean flow time = average service time + average waiting time.
Queue Related S ta tis tics
The s ta t is t ic s  on queue lengths are computed by sampling and 
summarizing the queue lengths at the occurrence of every a rriva l o f the 
system. The queue lengths at the end of the simulation are collected 
and printed by queue.
Processor Related S ta tis tics
The two s ta tis t ic s  collected on the processors are the average 
u til iz a t io n  and the average service time. The average service time is  
an arithmetic mean of a ll of the generated service times. Processor 
u til iz a t io n  is  computed by f i r s t  finding the id le  time using the 
following re lationship:
Idle time fo r each queue = to ta l simulated time - sum of a ll 
o f the service times fo r the queue.
Then the u t il iz a t io n  fo r each queue is computed by using the 
following formula:
4.u_ ______ Total simulated time - id le  timeU tiliza tio n  fo r the queue-------------Total simulated time---------
These individual queue u tiliz a tio n s  are then averaged to give an 
overall system u t il iz a t io n .
Memory Related S ta tis tics
The s ta t is t ic s  computed on memory usage are the average memory 
used and average memory queue length. Both o f these s ta t is t ic s  are 
computed by sampling the memory queue and the pool o f available memory 
before each scheduling request.
(4.0) IMPLEMENTATION DETAILS
The implementation o f the model on the U.N.H. DECsystem-10 
required the selection of a computer language and the usage o f certain 
lib ra ry  programs fo r special purposes such as random number genera­
tions, draws from p robab ility  density functions, and in te ractive 
program design.
There are several d iffe re n t languages that are available fo r 
w riting  simulation models. These languages are discussed in de ta il in 
[21]. However, the selection was severely lim ited because there were 
only three simulation languages available on the U.N.H. DECsystem-10: 
CSMP, GPSS, and GASP-IV. CSMP is  a language that is  designed fo r 
modeling continuous systems that in general are defined by d iffe ren ­
t ia l  equations. This was not the case with the model developed here. 
GPSS was not acceptable because the memory queue had some implementation 
problem as did the queue selection via scheduling methodology and,
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f in a lly ,  GASP-IV was rejected because of problems concerning bugs found 
in the version that was running on the U.N.H. machine. Therefore,
FORTRAN was selected, the least desirable, but the only game in town'
The implementation also had to include a method fo r generating 
random numbers and making random draws from probab ility  density functions. 
The random numbers are generated using the RAN routine available on the
O  C
DECsystem-10. The repeatab ility  facto r o f th is  routine is  2 , which is
fa r larger than the maximum number o f draws ever to be made in any simu­
la tion  run. The method used in the routine RAN was tested in [ 66]  and 
found to provide reasonably good random numbers.
The second portion of the process is  to compute random draws 
made from d iffe re n t p robab ility  density functions. This is  the heart 
of the "Monte Carlo" methodology. The p robab ility  functions imple­
mented are Poisson, Normal, Exponential, and Uniform. The subroutines 
that perform the necessary calculations fo r these d is tr ibu tions  can be 
found in [21, 63] and usually in FORTRAN reference lib ra r ie s  such as 
IBM 360/SSP or IMSL.
The general implementation of the model u tiliz e d  a modular 
approach. The d is tin c t functions performed by the model (such as 
scheduling tasks, generating service and a rriva l times, p rin ting  
results, swapping tasks between queues, computing memory contention, 
and computing queue s ta t is t ic s )  are a ll implemented in separate sub­
routines. The general data is  to be stored in common labled and 
unlabled storage areas. This design can be noted in the source lis t in g  
displayed in Appendix A.
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Simulation Model Validation 
Introduction
The f i r s t  phase o f model testing was va lida tion o f the model.
In order to validate the model, results collected from the prototype 
system were compared against the predicted values produced by the 
model. Experimental tests were made concerning the widest d ive rs ity  of 
configurations and task characteristics. The construction of each task 
type is  discussed in de ta il in Chapter IV. By looking at wide varia ­
tions in computer system configurations and workloads the chance of 
incorrect va lidation is reduced.
The experimental tests used fo r va lidation purposes were 1, 2 
and 3 processor configurations running CPU bound tasks, and 1 and 2 
processor configurations running I/O bound tasks. The next step in 
validating the model was to set the various control parameters in the 
model to approximate s im ila r variables in the real system. These 
variables were: ( 1) r ,  the memory contention processor bus u t il iz a t io n
facto r, (2) the percentage of system overload (per task basis), (3) the 
memory bank size and (4) the type of processor d is tr ib u tio n  and s ta t is ­
tic a l parameters.
The value fo r  the model parameters o f r  (set to .45) and memory 
bank size (32K) were obtained from DEC. The amount o f operating system 
overhead was approximated from tests run on the prototype system as 10 
percent fo r CPU bound tasks and 20 percent fo r  I/O bound tasks. This 
was used in the model on a per task basis (as previously discussed).
The type o f s ta t is t ic a l d is tr ib u tio n  and i ts  parameter also had to be
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determined. The d is tribu tions  fo r a ll tasks were chosen to be normal, 
because o f the random selection of execution times fo r some tasks and 
the randomly occurring events w ith in the computer that a ffec t overall 
execution time. A dditiona lly  i t  was reported in [45, 111] fo r  s im ila r 
types of tests that the normal d is tr ib u tio n  f i t te d  the data w e ll. To 
obtain the actual execution times a testing program was designed on the 
UNH PDP-11 system to perform simple task execution and compute the means 
and standard deviations. The results fo r the process are shown in Table 
1 , and were used in a ll model tests.




Task Execution Times 
Table 1
A ll data collected in the modeling runs is  tabulated in Appendix B.
Once the model was validated, d iffe re n t system configurations 
can be tested that are larger than the prototype system. Thus the 
model can be used to predict system performance as function of con­
figura tion  (number of processors and amount of memory). The f i r s t  step 
in designing a modeling analysis program was to determine what range of 
variation in the configuration w ill be allowed. The range of system 
configurations to be examined in the modeling research can be described 
as an extension of the data base provided by the experimental program. 
Limits w il l  therefore be placed essentia lly  on the range of extra­
polation. The experimental program was conducted on systems consisting
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of up to 3 processors. The factor of extrapolation t h c i w i l l  be con­
sidered is  about three times the prototype system. In addition the 
current memory addressing schemes l im it  memory size to 128K words. I t  
was again decided that the technology of memory addressing schemes 
could be changed, but probably not more than by a factor of ten. 
Therefore, the maximum memory size allowed was lim ited to 1024K. 
A dd itiona lly , as the memory is  now constructed with no more than four 
ports (access via 4 processors), again th is  is  extended to 10. In 
summary, systems up to 10 processors and 1024K words memory w il l  be 
examined.
Validation
The f i r s t  step in testing the simulation model was to compare 
the predicted results from i t  with the results obtained from the 
experimental program. The model parameters were set as previously 
described and the comparison plots were made between the model and the 
experimental resu lts. The experimental program provided information 
about three system configurations (1, 2, and 3 processors with e ither 
64K or 96K memory and a varying number of memory con tro lle rs , e ither 1,
2, or 3). The data from the experimental results consisted of two 
basic pieces: input rate versus execution rate and processor u t i l iz a ­
tion versus a rriva l rate.
Validation of the Model For CPU Bound Tasks Tests 
Single Processor Systems
The f i r s t  va lidation test be run fo r CPU bound tasks was to 
p lo t the simulation versus the experimental results fo r the single
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processor configuration. As noted in Chapter IV, the two single 
processor systems that were tested had maximum execution rates that 
varied by over 20 percent. This was due to the DECsystem using the 
slower multiported memory. Because the task execution time used in 
setting the simulation models parameters were determined on the UNH 
machine, the experimental results and the simulation model results 
compare very favorably fo r the UNH machine. Also, as one would expect, 
the model's results d if fe r  from the DEC tests by the same 20 percent 
difference. The two experimental tests (UNH and DEC) and the single 
modeling run are shown in Figure 13.
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Figure 13
Two Processor System
The second tes t resu lt fo r the CPU bound tasks was run on a 
dual processor configuration. As can be seen in the graph shown in 
Figure 14, there is  an approximate difference of 12 percent between the
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model and the experimental resu lts. This difference is  most probably 
accounted fo r by the difference between the actual and predicted 
effective memory speeds (considering the contention). This is  support­
ed by a difference in  the contention factor o f over 8 percent.
These comparisons illu s tra te d  the fact that because the task 
timings were obtained on the U.N.H. single processor system, the model 
w ill predict other system configurations using the U.N.H. system's per­
formance as a base. The results o f the two processor tests (model and 
experimental) show good agreement once they have been adjusted as pre­
viously discussed. The model and experimental tes t had d iffe re n t memory 
contention factors because of a difference in memory speed. Also 
the test system had added system overhead due to the running o f the 
performance measurement routines.
Three Processor Systems
The fin a l test in the set o f va lidation comparisons fo r the CPU 
bound tasks is  fo r the 3 processor configuration. The p lo t comparing 
the simulation results to the tes t results is  shown in Figure 15. The 
difference between the two curves is  approximately 7 percent. This 
difference is  due to a difference in the memory interference factors, 
both computed in the model and obtained from the experiment (2.76 versus 
2.58). The model predicted the memory contention factor based on the 
same exact machine configuration as was used in the experiment. This 
difference is  most probably due to unsymmetric loading o f the processor 
buses, causing some increased memory contention in one con tro lle r. The 
system configuration as discussed in Chapter IV did not u t i l iz e  m u lti­
ported I/O devices, therefore a ll devices resided on one processor's
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A rriva l versus Execution Rate-Dual Processor System (CPU)
Figure 14
bus. The contention is  caused by access to the memory. This contention 
is  also increased by the unsymmetric loading even i f  the tasks are CPU 
bound, because there is  some I/O device a c tiv ity  due to the loading 
and exiting o f tasks and operating system functions. This could easily 
cause some increased contention fo r that pa rticu la r con tro lle r. The 
model did consider the e ffec t o f the non-multiported devices.
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Figure 15
In summary, the model and the experimental results are in error 
by less than 5 percent, and th is  is  considered to be good. I t  could 
therefore be confidently used to predict performance o f other system 
configurations with the same type o f workload.
I/O Bound Task Tests
The next series o f va lida tion tests involved the analysis of the 
modeling and simulation results running I/O bound tasks. Only two 
system configurations are available fo r d irec t comparison: 1 and 2 pro­
cessor systems.
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For these tests , comparison o f the execution times of the tasks 
fed to the simulation model consisted only o f the CPU portion and not o f
the time that the I/O portion takes. The I/O portion o f the tasks
running under the control o f RSX-11M are overlapped with respect to the 
I/O a c tiv ity . This is  the main benefit o f the Direct Memory Access 
(DMA) feature o f the hardware and the multiprogramming technique used in
the operating system. The model does not consider th is  feature o f the
system, so a percentage o f the overall task execution was considered to 
be overlapped I/O execution, which increases the e ffec tive  execution 
rate. This factor was determined experimentally by the matching of task 
execution times with throughput rate. This was done fo r one and two 
processor configuration only.
Single Processor System
The f i r s t  set o f results to be compared fo r I/O bound tasks was 
on the single processor system. As previously noted, a single processor 
with multi ported memory system runs about 20 percent slower than a 
single processor system with standard memory. The overlap percentage 
fo r tasks was computed based on data gathered from the single processor 
UNH system. As seen in Figure 16, the difference between the UNH 
single processor and the model are neg lig ib le , but there is  a difference 
of about 19% between the model's results and those o f the DEC machine. 
This difference is  accounted fo r  by the difference in speed o f the two 
memory systems.
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Figure 16
Dual Processor System
The las t set o f results to be compared fo r va lida tion purposes 
is the dual processor system with 64K o f memory running the I/O bound 
tasks. The results o f both the simulation model and the experimental 
tests are shown in Figure 17. The difference between the experimental 
tests and the simulation are again neg lig ib le . The difference here 
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Arriva l versus Execution Rate-Dual Processor System (I/O)
Figure 17
Summary o f Validation Tests
The simulation model was compared to the experimental test 
results fo r d iffe re n t types o f tasks and computer system configurations. 
The comparisons made between experimental data and the simulation model 
running the CPU bound tasks on 1, 2, and 3 processor systems showed that 
the model predicted system output rates to a good degree of accuracy.
The comparison made between the experimental data and the simulation 
model fo r I/O bound tasks on 1 and 2 processor systems also showed that 
the model could predict system performance with a high degree of accuracy. 
In addition, fo r a ll va lida tion tests the processor u t il iz a t io n  results 
were w ithin 2 percent o f the experimentally obtained figures. The next
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phase o f the model testing is  the prediction o f performance, and the 
memory requirements fo r longer system configurations than those tested 
experimentally.
5.0 Simulation Model Results
The model was then used to predict the performance and memory 
requirements of larger system configurations. The largest system to 
be studied was a ten processor system with the maximum memory o f 1024K 
words. The objectives o f the analysis were: (1) to compute the optimal
memory fo r given processors, and (2 ) to describe the re la tive  performance 
of d iffe re n t processor configurations. The descriptions of these two 
relationships, along with the testing sc rip t developed in Chapter IV, 
enables a user to obtain a throughput figure fo r his system. Knowing 
the re la tive  performance improvement desired, the user can then select 
the proper processor configuration, and can then select the optimal 
amount of memory. Relative performances between d iffe re n t processor 
configurations fo r d iffe re n t types o f tasks w il l  also be computed. The 
in i t ia l  step in th is  process is  to select a set o f configurations that 
w ill be used in deriving the results required to meet the objectives.
The configuration that w ill be simulated w ill be fo r  two, four, s ix , 
eight and ten processor systems. Three task types w ill be used: CPU,
I/O and real-tim e (described in deta il in Chapter IV). The f i r s t  step 
in the analysis is  to examine the performance of each d iffe re n t pro­
cessor configuration with d iffe re n t amounts o f memory. For these tests 
the models parameters were set to r=.45, memory bank size to 32K, and 
overhead equal to  10 percent per task (CPU), 20 percent per task (I/O ).
5.1 CPU Bound Model Results - Memory Analysis
The dual processor system was analyzed fo r three separate 
amounts o f memory: 64K, 96K, and 128K words. The simulation results 
o f these configurations are plotted in Figure 18. The p lo t shows 
a rriva l rate versus execution rate. I t  can be seen that the difference 
between the system with 64K and the system with 128K is  about 4 per­
cent. The cost o f the additional memory is  in excess of $28,000, 
which is  about 40 percent of the to ta l system price. The increase 
performance therefore does not ju s t i fy  the increased cost and so the 
optimal memory fo r a two processor system w il l  be 64K words. This 
marginal analysis w il l  be used throughout the memory analysis to 
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The same p lo t is  now made fo r a system with four processors and 
varying amounts o f memory. The amounts o f memory fo r the simulations 
were 128K, 256K, and 384K. The difference between the 384K system and 
the 256K system was less than 3 percent. Clearly the 384K system is not 
optimal. The difference between the 256K system and the 128K system was 
a more substantial d ifference, about 12 percent. The difference in cost 
over the base system is  about $59,000.00, and th is  is  conservatively 
about 38 percent o f the base system cost. The optimal memory by the 
same analysis as before is  128K. Results fo r the 192K system were also 
checked, but not p lo tted , because there was no performance increase over 
the 128K system. The results o f these tests are plotted in Figure 19.
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Once again a p lo t is  made of a rriva l versus execution rate fo r 
the next system configuration. The system configuration under current 
consideration is  a six processor system. The amounts o f memory to be 
analyzed are 192K, 256K, 384K, and 512K words. The simulation results 
fo r these configurations are shown in Figure 2. The results are 
plotted fo r an a rriva l rate up to 10.0 tasks per minute. Data was 
collected fo r up to 40 tasks per minute: however, the program stopped 
the simulation a fte r a short time because the processors queues were 
larger than the available storage space in the computer program (800 
tasks). The simulated time was less than one hour o f clock time and 
because the experimental results did not s tab ilize  u n til a fte r two 
hours i t  was f e l t  that the data was not re liab le  (and therefore not 
p lotted).
For the system under consideration the estimated baseline cost 
(six processor, 192K memory, e tc .) is  approximately $210,000.00. The 











512K 320K $146,300 69 13.0
384K 192K 87,780 41 9.0
256K 64K 29,260 17 3.8
Relative Costs and Performances fo r Six Processor System
Table 2
I t  can be seen from Table 2 that none o f memory additions 
provide a cost e ffec tive  increase in performance. The closest one 
d iffe rs  by almost a fac to r o f 4. This would mean that the base system 
would had to have cost 4 times more fo r the added core to be cost 
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Memory Analysis - Six Processor System (CPU)
Figure 20
Eight Processor System
The next system to be considered is  an 8 processor system. The 
amounts o f memory to be studied are 384K, 512K, 768K, and 1024K words. 
The results o f the simulation model runs are shown in Figure 21. The
base system cost fo r th is  system is  approximately $340,000.00. The 
estimated added costs and marginal percentages are shown in Table 3. 
Once again, i t  can be seen that the optimal amount o f memory is  384K 
words: however, the cost effectiveness o f the 512K system is w ithin 5 
percent. I f  the base system cost were to be higher by the 5 percent or 
more ($17,000) then the 512K system becomes the most cost-e ffective .
The to ta l base system cost was computed with minimal peripherals and 
because i t  would be easy to spend twice the $17,000.00 on a varie ty o f 
devices, the more conservative memory selection would be 512K words.
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512 128 $58,520. 17 12
768 384 175,560. 51 1
1024 640 292,600. 86 4
Table 3
Ten Processor System
The fin a l system configuration to be studied has 10 processors. 
For th is  system the amounts o f memory to be tested are 512K, 768K, and 
1024K words. I t  can be easily seen fo r the p lo t in Figure 22 that 
there is  a dramatic difference in performance between the 512K system 
and the 768K system. The re la tive  difference in throughput between 
these two systems is  about 33 percent: however, the difference between 
the 768K system and the 1024K system is  less than one percent. The 
added cost due to the cost o f 256K of m ulti ported memory is $117,040.00. 
The approximate base system cost is  about $440,000.00. The cost o f the 
additional memory is  about 26 percent and performance increase is  about 
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Memory Analysis - Ten Processor System (CPU)
Figure 22
5.2 Summary o f Memory Analysis -  CPU Bound Tasks
D ifferent processor configurations have now been studied and fo r 
each configuration o f processors an optimal amount o f memory has been 
selected. In order to make th is  data more usable i t  w il l  be summarized 
into one graph which shows the number o f processors plotted against the
optimal amount o f memory. This graph is  shown in Figure 23. A s im ila r
relationship must also be developed o f the I/O bound tasks and the re a l­
time tasks.
The next step in the analysis is  to develop the re lationship
between the amount o f work a system does (system execution rate) and the
number o f processors that a system contains. Having th is  re lationship
and the one described in Figure 23 one can quickly select an optimal 
system configuration, excluding a ll system I/O devices.
The I/O devices were purposely excluded from the analysis. 
This was done fo r two reasons: (1) the range of I/O device selection
is  extremely wide and rap id ly changing, so that any type o f cost or 
performance predictions would be short-lived , and (2 ) i t  was proven 
experimentally a t DEC that overall system performance was insensitive 
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5.3 Memory Analysis -I/O  Bound and Real-Time Tasks
To locate the optimum amount o f memory fo r d iffe re n t processor 
configuration the same analysis must be done fo r  both I/O bound tasks 
and real-tim e type tasks. As previously noted the model does not handle 
the I/O portion o f task executions e x p lic it ly .  The I/O and real-time 
tasks are represented by d iffe re n t means and standard deviations fo r the 
processors: therefore, the method used to compute the optimal amount o f 
memory w ill be the same.
The analysis o f the individual processor configurations w il l  not 
be discussed in d e ta il,  but a summary figure s im ila r to Figure 3-14 w ill 
be illu s tra te d  and discussed. The results o f the memory analysis are 
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Figure 24
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The same logic as previously used is  now applied to the analysis 
of memory fo r real-tim e tasks. Again the detailed analysis is  not shown, 
but the methodology is  precisely what was used before. The summary p lo t 
fo r the real-tim e task results can also be shown by Figure 24. Therefore, 
one conclusion that can be shown is  that the amount o f memory required 
fo r cost-e ffective performance is  re la tiv e ly  insensitive to the type of 
task. A reason fo r th is  is  that a ll the tasks run u tiliz e d  the same 
amount o f memory.
6.0 System Throughput Results
The next step in the analysis o f the simulation results is  the 
development o f a re la tionship between computer system output and the 
number o f processors in the system. The objective o f th is  development 
is to provide a generalizable way to calculate the memory and processors 
in a system.
The task execution rates o f a ll processor configurations from one 
to ten processors is  plotted against the number o f processors. By 
including a single processor system, the results can be scaled to apply 
to wider range o f computer systems (with a d iffe re n t type of processor as 
th e ir base). The task descriptions used fo r th is  research are contained 
in Appendix C. Users could then reproduce the tes t on th e ir  own systems, 
normalize th e ir  results to the single processor system results reported 
here, and u ltim ate ly be able to compute the number o f processors required 
fo r a pa rticu la r amount o f system throughput. The method used here w ill 
be illu s tra te d  by the following example.
The user's execution rate on his machine is  reported as equal to
1.57 tasks per minute. The user wants to design a system with about 2.5
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times the performance o f his current system: the desired throughput fo r
the system is  therefore
1.57 x 2.5 = 3.92 
This throughput figu re  can now be used to find  the number o f 
required processors. In order to build the re lationship between the 
execution rates and the number o f processors required, the execution 
rate data fo r the previously selected optimal memory/processor con­
figurations is  needed. The re lationship between the execution rate and 
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Figure 25
The same re lationship must be constructed fo r I/O and real-tim e 
task types. These relationships are constructed using the same methodology
as was used fo r the CPU bound tasks. The I/O bound task results are 
displayed in Figure 26 and the real-time task results are shown in 
Figure 27. Figures 25, 26, and 27 are not the same because the task 
types had varying execution rates (shown in Table 1).
D
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Figure 27
6.1 Relative Performance o f System Configuration
The la s t portion in the analysis o f the simulation results is  
the study o f the re la tive  performance of the various system configura­
tions developed in the previous analysis. These task rate comparisons 
w ill be run fo r each task type. The results o f th is  analysis are 
shown in Table 4.
RELATIVE PERFORMANCE*
NO. OF PCS CPU I/O REAL-TIME
2 UB9 1.72 1.86
4 2.76 2.40 2.00
6 3.55 2.78 2.50
8 4.79 4.00 3.56
10 6.09 5.26 4.00




The results indicate that the CPU bound tasks have the highest 
re la tive  performances fo r  a given configuration. This resu lt was also 
found in the experimental tests and was noted in [56]. The worst 
performance per system configuration was fo r real-tim e tasks. This 
degredation occurred in both I/O and real-tim e resu lts , and is  caused by 
higher system overhead generated by a high task switching rate and lower 
performance due to increased memory/bus contention, because a ll I/O re­
quests require servicing by the memory. These same comments are noted 
in Chapter IV.
7.0 Overall Summary
The simulation model has been designed and developed to emulate 
a system configuration s im ila r to the one shown in Figure 10. The model 
as developed d iffe rs  from other simulation models in that i t  computes 
memory contention in te rn a lly , considers memory to be a resource with 
variable but f in i te  lim its ,  and tha t i t  allows the scheduler to handle 
the use of memory as well as processor assignment. The model was 
written in FORTRAN-IV on the UNH DECsystem-10 in a modular design.
The random number generator RAN was used along with specific  subroutines 
to generate random times fo r events to occur. The objective o f the 
model was to enable current computer system users to be able to use a 
model to select a new multiprocessor machine configuration to do an 
increased workload. In order to do th is , the workload must be related 
to numbers o f processors and the amount o f memory. For the analysis 
shown in th is  thesis I/O devices were not e x p lic it ly  modelled.
The f i r s t  stage o f the analysis o f the simulation model’ s 
results was not run fo r the same system configurations and task parameter
as was done in the experimental tests reported in Chapter IV. The 
comparison between the model and the experiment showed good agreement 
(about 2 percent in most cases) fo r both I/O and CPU bound tasks o f up 
to three d iffe re n t system configurations. The real-tim e tasks were 
not checked because o f a lack o f experimental data to insure good 
s ta t is t ic a l accuracy. I t  was then concluded that the model could 
indeed be used as a predictive tool to analyze more complex system 
configurations.
The fin a l portion o f the analysis o f the simulation model's 
results was to use its  predictive capab ility  to determine two re la tio n ­
ships. The f i r s t  step was to define the re lationship between the 
number o f processors that a configuration w il l  have and the optimal 
amount of memory. The optimal amount o f memory is  found by testing 
several d iffe re n t amounts o f memory fo r a fixed processor configuration 
The marginal performance differences were then computed and compared 
to the marginal expense. The optimal memory was that which had a 
ra tio  (marginal performance/marginal cost) which was greater than one.
A fte r find ing the optimal memory processor configuration the 
next step is  to lin k  workload with the number o f processors required. 
The data collected in selecting the optimal memory fo r system configura 
tions was used to produce the re la tionship between workload and the 
number o f processors. A fte r obtaining th is  re lationship a system 
could be selected based on the execution rate o f tes t tasks (defined 
in deta il in  Appendix C). Any user currently using a single processor 
DEC PDP-11 system can therefore select a machine configuration that 
w ill give an increased amount o f performance which the user can also 
predetermine.
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In summary, the user can tes t his current system with tasks 
identical to the ones shown in Appendix C. By obtaining an execution 
rate from his system, and by taking that number and m ultip ly ing i t  by 
a factor which represents the throughput increase he desires in his 
new system, the number o f processors and the amount o f memory can be 
selected. The system size range under consideration has its  l im it  at 




This chapter w il l  describe the research devoted to the design 
and implementation o f an experimental testing program. This program 
provided a data base fo r the analysis and modeling of multiprocessor 
systems.^ The multiprocessor hardware used fo r the testing program 
included several PDP-11/40 processors and other standard peripheral 
devices. The software used was a specially modified version of the RSX- 
11M operating system, a real-tim e, m ultiuser, multiprogramming system.
The operating system software had been previously modified to 
co llec t performance s ta t is t ic s . A testing program, called a "S crip t", 
was developed to exercise the multiprocessor and uniprocessor systems in 
various synthetic environments to gather relevant performance s ta t is t ic s .
The hardware used in i t ia l ly  in the tests is  shown in Figure 28. 
This configuration consisted of two-PDP-ll/40's, 64K of multiported core 
memory, a UNIBUS window, two-RK05 disk drives, a console, two line  
clocks and a lin e  p rin te r. Later on, the configuration was expanded to 
include three-PDP-11/40 processors, 96K of multi ported core memory, 
four-RK05 disk drives (two co n tro lle rs ), two-UNIBUS windows, two consoles, 
three lin e  clocks and a lin e  p rin te r. The important characte ris tic  of 
the UNIBUS window was that a ll I/O devices attached to one processor's 
UNIBUS could be accessed and controlled from any processor's UNIBUS.
^This portion o f the project was heavily supported by members o f the 
Research and Development Group at D ig ita l Equipment Corporation.
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The multiprocessing modifications were designed and implemented 
to allow fo r processor transparency, improved rescheduling, and I/O 
processing. The operating system was designed so that a ll system 
resources, including processors, were available to any requesting task.
Any processor could be scheduled fo r any task w ith in the system, thereby 
producing processor transparency. (This is  in contrast to some systems 
in which processors have master-slave roles) This system had i ts  re­
scheduling algorithms revised, so that an available processor could be 
assigned to a task fas te r. F ina lly , a method was devised to balance 
the I/O load (p a rticu la rly  on the disk con tro lle rs) to improve throughput.
Using th is  multiprocessing design, only one copy o f the operating 
system was necessary. The method of processor transparency allowed 
several processors to be in the operating system executive concurrently, 
with the exception o f certa in areas of code where processors were 
allowed to modify system data bases (e .g ., the processor queue). This 
method attempts to minimize overall operating system overhead due to 
multiprocessing. The la s t major revision to the system software was the 
addition o f routines to co lle c t and measure the performance of the 
various system configurations. S ta tis tics  on processor state, queue 
lengths fo r I/O devices, and data on the d is tr ib u tio n  o f executive 
directives were collected and computed automatically and transparently 
to the user. The performance measurement routines were b u ilt  in to  the 
operating system executive and the co llection  and recording of data was 
triggered by the execution of three specia lly designed tasks.
The las t portion o f the work in the testing program was the de­
velopment o f scripts to emulate d iffe re n t operating environments. These
scripts were developed using a combination of FORTRAN IV programs and 
executive d irectives called from those programs. The scrip ts allow the 
user to select any or a ll o f a number o f tasks from three sets: CPU 
bound identical length, I/O bound variable length, or real-tim e variable 
length. Each one of these task groups w il l  be described in Section 5. 
The a rriva l rate o f the selected tasks to the system can be varied over 
a wide frequency range. The in te ra rr iva l times are fixed and identical 
fo r each task during any one tes t run. Data is  collected on execution 













Original R&D Configuration 
Figure 28
(2.0) HARDWARE AND SOFTWARE (COMPUTER SYSTEM)
The computer system hardware and software used fo r the tests' 
was based on standard DEC PDP-11 products. The amount of hardware
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u tilize d  varied as the needs of the project and other research commit­
ments dictated. The largest system configuration assembled was pre­
viously described and is  shown in  Figure 29.
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Three Processor Configuration 
Figure 29
In order to use RSX-11M in a multiprocessing mode, modifications 
to the operating system executive were required. The major modification 
was the addition o f processor "locks". These locks were used to prevent 
simultaneous access to certa in areas o f the operating system code. The 
one c r it ic a l area where the locking mechanism was added was in the 
section of the operating system that allows the processor to reschedule. 
The code in th is  area allows the processor to select a task from the 
processor queue. The following scheme was employed fo r th is  area of 
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I f  th is  lock scheme was not used, one task could be executed by 
more than one processor. The addition o f these locks caused delays in 
the processing o f tasks, while the processor waited fo r locks. Tests 
programs indicate tha t the time lo s t is  in s ig n ifica n t. The modifications 
to the operating system were minimal fo r the in i t ia l  multiprocessing 
project (th is  was a lim ita tio n  imposed by project d e fin itio n : la te r
modifications fo r system measurements and enhancements added somewhat to 
the fin a l complexity o f the system). These measurement modifications 
permitted the co llection o f s ta tis t ic s  on the computer system's operation. 
The measures o f performance are those standard measures commonly found 
in performance studies [4 , 14, 28]. These measures included processor 
u t il iz a t io n , I/O device queue lengths, and the d is tr ib u tio n  of executive 
directives. These were reported by the co llection  mechanism previously 
described at the end o f each tes t run.
The set o f routines was designed to provide control over the 
interval where measurements were to be taken and they were designed to 
be run on any processor in the system so tha t th e ir  overhead could be 
balanced. A copy o f a sample output report is  shown in Appendix C.
A lis t in g  of the performance measurement routines is  also pro­
vided in Appendix C. The additional hardware required is  a KW11-P 




In order to tes t the system in some simulated environments, the 
scrip t mechanism was required. This sc rip t was designed to emulate 
three separate classes o f tasks: (1) those running CPU bound jobs, (2)
those running I/O bound tasks, and (3) those running real-time type 
tasks. Two basic approaches were investigated using the current s o ft­
ware available on RSX-11M.
The f i r s t  method investigated was one using the "In d irec t F ile  
Command" processor. This f a c i l i t y  on the RSX11-M system allows a user 
to build a f i l e  o f monitor commands and then submit them to be processed. 
This is  s im ila r to the use o f "MIC" f i le s  on the PDP-10 system. The 
orig inal design scheme involved the use of the run command with the 
"XQT" command fo r each individual task execution. The basic flow o f the 
command f i l e  is  described in Figure 30.
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turn on the 
measurements
at the ending 









set up data 
files for tasks
Command F ile  Flow Diagram 
Figure 30
The command f i l e  to implement th is  flow diagram is shown in 
Figure 31.
.INS DK1:SAME1 In s ta ll task "SAMEl"
.INS In s ta ll the la s t task
.STM 0 Start the measurements-use processor 0
.XQT SAMEl Run task samel
.XQT the la s t run request
.TIM mark the time
.WRM tes t f i le  1
end measurements and p r in t a report 
with the heading
. ENM end tests
Sample Control F ile  
Figure 31
Several problems were encountered in using and testing th is
method.
(4.0) PROBLEMS ENCOUNTERED USING APPROACH 1
Simulating D ifferent A rriva l Rates
The only feasible way to generate an in te ra rriva l rate scheme is 
to use the "DELAY" command. A delay command must be placed between each 
run request and i t  must be changed each time there is  a change in a rriva l 
rate. In addition, fo r each run o f a task, a "XQT" command must be used. 
This makes fo r one extremely long command f i l e  or several short f i le s ,  
each requiring ed iting a fte r every run. For th is  reason, the method is  
not easily programmed or subsequently changed.
Overhead Generated by the Ind irect Command Processor
The ind irec t f i l e  command processor operates on the lowest 
system software p r io r ity  and waits while the system processes i ts  command. 
The ind irect f i l e  command processor w il l  present the system from being 
otherwise id le  and thus bias the results o f the performance tests. In 
some of the tes t cases i t  affected the performance measured by a facto r 
of two.
The "Shuffler" Problem
This problem was f i r s t  encountered when random crashes o f the 
ind irect command processor task began to appear during tes t runs. The 
solution to th is  problem was found through the use of a VT05 scope and 
an associated software program which displayed the computer system's 
a c tiv ity  dynamically. The screen showed that during these crashes the 
Shuffler was always present.
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The Shuffler is  a task whose sole purpose is  to consolidate 
memory by co llecting  and compacting the small unused memory blocks that 
may exist between running tasks. This done by moving a ll tasks adjacent 
to one another, leaving a ll le ftover memory in one large contiguous 
block. The Shuffler is  scheduled to run at each s ig n ifica n t system 
event, e .g ., task termination. To perform th is  job , the Shuffler 
assumes that i t  is the only task presently running in memory and marks 
a ll other tasks non-executable. I t  then moves them in memory. A fte r 
a ll the required moves are completed i t  then restores the tasks to 
the ir respective previous conditions and exits from the system. This 
works quite well fo r one processor, but fo r multiprocessor systems 
where more than one task w il l  be running in para lle l with the Shuffler, 
the task w il l  not be halted by marking i t  non-executable (The block 
where th is  mark is  stored is only checked p rio r to loading). The 
result is  tha t a running task is  copied piece by piece while i t  is 
executing, and generally, a t some point i t  w il l "blow up" because i t  
has been destroyed. This occurred most often to the ind irec t f i l e  
command processor because i t  was running most often when another task 
terminated, and hence also when the Shuffler was called.
RS04 Data Late Problem
The la s t problem was connected to the hardware. I t  involved the 
fixed head RS04 disk drive. The problem's symptoms were the termination 
of user tasks due to errors that could only be caused by some system 
problem, i.e .  they could not be caused by a user programming error.
Again the errors occurred randomly and at various memory locations. A 
RS04 disk was used by the test sc rip t as the device on which the task
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images and a ll data f i le s  were stored. A problem in data transmission 
was occurring causing portions o f the task and data f i l e  images to be 
los t. To re c tify  th is  problem a ll f i le s  and tasks were stored on the 
RK05 disk and the problems vanished.
(5.0) THE CONTROL TASK METHOD (Approach 2)
The second method investigated and subsequently used to build 
the sc rip t was the "control task" method. This method uses FORTRAN IV 
tasks and executive d irectives to emulate the various synthetic environ­
ments.
The control program allows the user to select the task group or 
groups (CPU, I/O, real-tim e) to be run and the in te ra rriva l times fo r 
each task. A f in a l task is  called to do the required housekeeping and 
p rin t out the resu lts . A ll the tasks used in the sc rip t system 
communicate through a conmon memory region called "COMUNE". This allows 
the co llection  and reporting of task execution data and run interval in ­
formation. The sc rip t system is  shown schematically in Figure 32.
In th is  scheme the control task "CTRL" enters and requests in ­
formation from the user on the sc rip t time duration, the number and 
type o f task to be executed, and the task in te ra rriva l times. A fte r the 
data has been read in  and ve rif ie d , the program u tiliz e s  the executive 
d irective ca lls  "run" and "s ta rt"  to cause the selected tasks to be 
executed and then reexecuted. At th is  point the control program ex its .
The selected tasks then begin running and report th e ir  executions in the 
common area. At the end of the s c r ip t 's  duration the fin a l task ("FTASK") 
is  called to cancel a ll the tasks and th e ir run requests (using "abort" 
and "canall" d irec tives), p rin t a report, and turn o f f  the measurements.
























TASK - task name
SCHED - schedule in terval
SINTVL - time units fo r the schedule interval
RSCHD - reschedule interval
RINTVL - units fo r the reschedule interval
IDS - d irective  return code
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The f in a l task prin ts out a report showing the average number o f 
executions per minute and the individual number o f executions fo r each 
task. A sample of th is  report is  shown in Appendix C. The fin a l task 
stops a ll measurement a c t iv ity  and causes a measurement report to be 
printed or saved (at the user's option).
The three sets o f FORTRAN IV tasks were designed to tes t the 
d iffe ren t types of environments that the system may encounter, and, by 
allowing the user to select any mixture o f them, produce any in te r­
mediate environment. There are ten tasks in each class, th ir ty  in a l l .
The scheduling o f these tasks is  on a fixed in terval basis. Samples of 
tasks lis t in g s  are contained in Appendix C. The following are b r ie f 
descriptions of the d iffe re n t task classes, including a flow diagram of 
each type.
(5.1) CPU BOUND TASK
The CPU bound tasks are FORTRAN coded "DO" loops that execute 
fo r approximately 37 seconds. They do not use or request any I/O device 
support. A ll the tasks are iden tica l. Figure 33 illu s tra te s  the flow 
diagram.
(5.2) I/O BOUND TASK
The I/O bound tasks are designed to read alphanumeric data from 
several disk f i le s .  These tasks do re p e titive  loops when reading these 
f i le s ,  rewinding them and reading them again. Each task has a small 
kernel of CPU time (approximately .05 percent o f the to ta l task's run 
time). Each data f i l e  is  large enough to require over six buffers o f 
information which forces f i le  transfers rather than ju s t the use of
memory buffers a fte r the f i r s t  read. A flow diagram fo r th is  task type 
appears in Figure 34.
• to r t
atop
record the run




Flow Diagram fo r CPU Bound Task 
Figure 33
(5.3) REAL-TIME TASKS
The la s t group o f tasks were c lass ified  as real-tim e. These 
tasks are meant to emulate the type of tasks executed when running 
common process control applications using the computer to modify or 
generate feedback signals to a process con tro lle r or a machine tool [ 1 , 
66] .  These tasks were b u ilt  on information gained through conversa­
tions and data gathered with people at DEC and U.N.H., but they do not 
emulate or simulate a pa rticu la r real-world environment. The execution 
times of these tasks ranged from less than one second to about six 
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Flow Diagram fo r Real-Time Task 
Figure 35
(6.0) TEST RESULTS
The results o f the experimental testing program are grouped 
into two areas: ( 1) a rriva l rate (input) versus execution rate (output),
and (2) processor u t i l iz a t io n  versus a rriva l ra te. These results are 
plotted fo r the d iffe re n t system configurations (one, two, and three 
processors).
(6.1) ARRIVAL RATE VERSUS EXECUTION RATE
103
The f i r s t  analysis of the experimental data was to p lo t the 
a rriva l rate versus the execution rate fo r each task type (varying the 
frequency) and fo r the d iffe re n t system configurations. The f i r s t  p lo t 
shows the re la tive  difference between the U.N.H. single processor 
system and the single processor system at DEC. The only difference 
between the two systems was that the system at DEC contained m ulti ported 
memory while the other system had a standard memory. These configurations 
are compared fo r I/O and CPU bound tasks. This data is plotted in 
Figure 36.
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Single Processor Tests (CPU-I/0) 
Figure 36
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The graph shows a 24 percent difference fo r the CPU bound tasks 
and a 22 percent difference fo r the I/O bound tasks. The loss in 
processing capacity fo r the DEC single processor system is  due to the 
slower access speed to the memory. The delay was caused by the m u lti- 
port memory con tro lle r. This overhead results even when no actual 
processor contention fo r the memory exists. The overhead is  a resu lt 
of the a rb itra tio n  that the con tro lle r must perform, whether or not 
there are other processors running. This overhead w il l  cause an 
e ffective loss in re la tive  processing power o f the multiprocessor 
systems. This loss undoubtedly e ffects the overall cost effectiveness 
of these multiprocessor systems. On these input versus output rate 
studies fo r a pa rticu la r task class i t  is  also important to note that 
the shape of the curves is  s im ila r fo r  the various multiprocessor 
configurations. This suggests tha t the system may be fa i r ly  linea r in 
its  behavior.
CPU BOUND TASKS
The greatest re la tive  performance differences are shown in the 
CPU tests: increasing the I/O a c t iv ity  increases to ta l bus a c tiv ity  and 
therefore increases the memory and bus contention. The re la tive  perfor­
mance differences fo r CPU bound tasks w il l  thus be a maximum fo r the 
system. The re la tive  performance measures (assume 1.0 = 1 U.N.H. 
processor) fo r the CPU bound tasks are fo r two processors = 1.49, and 
fo r three processors = 1.92. Thus a three processor system performs 
approximately as well as two single processor systems. The re la tive  
performance measures fo r the CPU bound tasks using (1.0 = 1 DEC processor) 
are fo r two processors = 1.85 and fo r three processors = 2.54. This
shows that multiprocessor system performances w il l  be somewhat less 
than the performance provided by m ultip le systems. The advantages of 
the multiprocessor system w il l  be in higher r e l ia b i l i t y  and ava il­
a b il i ty  as well as lower incremental costs fo r additional system power.
Some of the data on the three processor system plotted in 
Figure 37 was obtained through tests run by members o f the Research and 
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A rriva l versus Execution Rate fo r 1, 2, and 3 Processors (CPU)
Figure 37
I/O BOUND TASKS
The I/O bound task testing was run to determine what e ffec t heavy 
I/O interaction would have on system performance fo r the multiprocessor 
configurations. I t  was assumed (as previously discussed) that re la tive  
performances would be smaller than were obtained by the CPU bound task 
testing. The testing program did not include examination o f the impact 
that varying I/O speed might have had on overall performance. However, 
DEC personnel reported that th e ir  tests showed that no s ign ifican t 
performance gains could be obtained from using faster I/O devices. I t  
was fe l t  that th is  was largely due to the se n s itiv ity  o f performance to 
bus and memory a c tiv ity  (mainly memory contention). The p lo t o f the 
arriva l rate versus execution rate fo r I/O bound tasks fo r single and 
double processor systems is  shown in Figure 38.








The maximum difference between the single processor systems 
(DEC vs. U.N.H.) is  approximately 22 percent. This is  close to the 24 
percent figure obtained previously fo r the CPU bound tasks.
REAL-TIME TASKS
The fin a l group tested were those c lass ified  as "rea l-tim e". 
These tasks were designed to emulate the type of computational require­
ments that a process control system might impose when the computer is  
used in the feedback loop. Each of these tasks ran fo r less than six 
seconds and did a small amount o f I/O (30 characters or less). The 
p lo t shown in Figure 39 shows the a rriva l versus execution rate fo r the 
single and dual processor systems. The p lo t shows that the single 
system actually performs better than the dual system over a small range 
of a rriva l rates: however, the data is  inconclusive as to what the
fin a l maximum performance might be fo r the two processor system. I t  is  
assumed the two processor performance w il l  be near the I/O task per­
formance level because of the high context switching rate and expected 
high memory/bus contention.
O common points
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ARRIVAL RATE (TASKS/MIN)
Arriva l rate versus Execution Rate One and Two Processor 
Systems (real-tim e)
Figure 39
(6.2) PROCESSOR UTILIZATION VERSUS ARRIVAL RATE
As part o f the standard measurement data gathered during tes ting , 
processor u t i l iz a t io n  was collected. P lotting processor u til iz a t io n  
versus the a rriva l rate describes the way that the system is  loaded and 
the minimum system state time, and thus the minimum system overhead can 
be determined. The graph shown in Figure 40 shows processor u t il iz a t io n  
versus a rriva l rate fo r CPU bound tasks and I/O bound tasks fo r single
processor systems. The difference in maximum processor u t il iz a t io n  is  
about 10 percent. The maximum processor u t i l iz a t io n  fo r the single 
processor system at DEC is 90.5 percent: the remaining 9.5 percent is 
divided between system and id le  states on a 70-30 basis. S ixty percent 
of the to ta l ten percent difference between the processor u t il iz a t io n  
of I/O and CPU bound tasks is  due to an increase in the time spent in 
the system state. This is  due to increased context switching and the 
processing of QIO d irectives (processing I/O requests).
There was no data generated fo r the multiprocessor configur­
ations on processor u t i l iz a t io n .
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A rriva l Rate Versus Processor U tiliz a tio n  One Processor (I/O-CPU)
Figure 40
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(7.0) LIMITS ON TEST RESULTS
As noted in the previous sections o f th is  chapter there are 
areas in the testing program where results are incomplete. This in ­
completeness is  not due to any single error or oversight, but rather to 
a set o f complex circumstances which often occur in research involving 
valuable resources in  a profit-making environment. The systems used fo r 
the tests reported in th is  chapter were provided by DEC and by U.N.H.
The DEC system during the testing period of May 1975 through February 
1977 experienced many hardware and software modifications. Often these 
modifications hindered system testing fo r  th is  pro ject. The system at 
DEC was used by many separate researchers, each with his own special 
project, p r io r ity ,  in te res t, and deadline. A ll research with the 
exception o f th is  project was in te rn a lly  sponsored and therefore o f a 
higher p r io r ity .  This often meant that machine time was impossible to 
obtain. The system at U.N.H. was not delivered u n til July 1976 and i t  
did not contain the required hardware to be o f s ig n ifica n t assistance in 
the research e ffo r t.  Despite these d if f ic u lt ie s ,  however, the main 
purpose of the testing program was to validate the model and there is 
enough data contained in th is  chapter to sa tis fy  that purpose.
CHAPTER V
THE OBJECTIVES AND ECONOMICS OF MULTIPOCESSOR SYSTEMS
1.0 INTRODUCTION
This chapter w ill discuss and analyze two separate considerations 
of multiprocessor design. The f i r s t  section w il l  discuss the objectives 
of previously designed multiprocessor systems. These w il l  include 
extension of performance ranges fo r large systems, higher r e l ia b i l i t y  
and higher a v a ila b ility . The second section w il l  analyze the m u lti­
processor minicomputer system discussed in th is  research to determine 
i f  the basic design is  cost-e ffective . This w il l  take in to  consideration 
performance predictions obtained from the simulation modeling results.
Multiprocessor systems have been developed by almost every 
main frame manufacturer over a period o f several years [31]. These 
systems generally have been designed to extend the performance range 
of the fastest processor that was in current production by that 
particu la r manufacturer (CDC 6700/6800, IBM 360/65-MP). Some of the 
systems were constructed and designed to be used by NASA, AEC, and 
the U.S. Department o f Defense fo r  real-tim e applications in radar 
control systems and space f l ig h t  contro l. For these applications, 
the systems had as th e ir  main objectives higher r e l ia b i l i t y  and 
a v a ila b ility . R e lia b ility  is  measured in the mean time between 
system fa ilu res  (MTBF), and a v a ila b ility  is a measure of the average 




The development o f multiprocessor minicomputer systems has 
taken a somewhat d iffe re n t development path. There are several 
manufacturers in the multiprocessor product lin e ; two o f which,
Tandem and DEC, w il l  be used to il lu s tra te  the contrast in design.
The design objective of the Tandem system is  higher a v a ila b ility  and 
re l ia b i l i ty .  The Tandem system is not a multiprocessor system 
(according to the d e fin itio n  given in Chapter I ) ,  but rather duplicated 
systems which cooperate. The system design contains m ultip le processors 
with private memories and I/O devices, each duplicating the other's 
actions. This method most certa in ly  w ill increase overall system 
re lia b i l i t y  and a v a ila b ility  but i t  does not increase throughput 
rate.
DEC's research approach to multiprocessing is fa r broader, in 
that the system w il l  have general user characteristics found in 
single processor systems (program development, batch processing, 
general computer language compilers, e tc .) , while providing increases 
in throughput, r e l ia b i l i t y  and a v a ila b ility . This extension of the 
system without external differences is  an example of the processor 
transparancy feature o f the system (the user need not know how many 
processors are in the system at any given time). The use of a single 
operating system and shared memory make fo r greater system economy.
I t  is  also assumed that th is  type of multiprocessor structure w il l  
have higher r e l ia b i l i t y  and a v a ila b ility  then the single processor 
system.
Generally, the development o f minicomputer systems has been 
industry driven, not government or research sponsored. The minicomputer 
systems developed thus fa r are processing range extensions using the
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fastest (as well as other) processors that are in current production.
The addition of processors to existing systems enables current customers 
to extend th e ir  processing power, r e l ia b i l i t y  and a v a ila b ility  at 
moderate expense.
2.0 OBJECTIVES OF MULTIPROCESSING SYSTEMS
Multiprocessor systems have the three main objectives that were 
previously mentioned: (1) higher performance, (2) higher a v a ila b ility , 
and (3) higher r e l ia b i l i t y .  Higher performance (increasing system 
throughput) is  obtained usually by adding a second processor. There 
were many main frame systems designed to be dual processor systems 
(CDC-6700/6800, IBM 360/65-MP and DEC-1077/1088). These systems were 
constructed to extend the throughput range of the respective computer 
system product lines. These machines are considered to be general 
purpose machines, with e ither a batch or a time sharing orienta tion.
The current development (by Prime, DEC, Data General, CDC, CRAN,
Burroughs, e tc .) is  now toward higher processor speeds through the 
addition o f cache memory, pipelined processors, or microcoded in ­
struction sets. Most newly developed machines are faster because of 
technological improvements.
Several multiprocessor systems have as th e ir  goal higher 
re lia b i l i t y  and a v a ila b ility . These systems were developed by some 
main frame manufacturers fo r the U.S. Defense Community, NASA and 
AEC. These systems generally were rather sophisticated feedback 
modification elements in complex process control systems, e .g ., the 
o rb ite r mission o f a space c ra ft or the control o f a radar detection 
and control system.
These systems had various types o f control structures b u ilt  
into the operating system and hardware to maximize the redundency and 
therefore minimize the p robab ility  o f a to ta l system fa ilu re . Devices 
on these machines were usually multi ported and the processors ran 
diagnostics to check on one another to insure correct processing of 
data a t a l l times. The cost-effectiveness of these systems was 
seldom considered and they were not widely marketed. These large 
main-frame multiprocessor systems were not commonly used in the 
industria l process control market. By contrast, there are many 
industria l applications fo r the low cost m ini- and micro-computer 
systems. Thus, there is  renewed in te rest in the construction of 
multiprocessor systems u t i l iz in g  these low cost mini-and micro­
computer system components to enhance the r e l ia b i l i t y  and a v a ila b ility  
of current single processor machines. The idea of range extension in 
performance is  also of in te res t: however, the system we w ill analyze
does not use the highest speed PDP-11 processor that DEC manufactures. 
The main market is  s t i l l  tha t o f real-tim e process contro l.
The use o f minicomputer systems to construct a multiprocessor 
has been received with in te res t, but as yet no manufacturer has 
announced plans fo r complex symmetric multiprocessing systems. Much 
of discussion about such systems is based the cost-effectiveness of 
such a system. (DEC's in te rest in th is  project stems from questions 
re la ting to that very issue). I t  has been suggested that even in 
real-time environments, customers may not be w ill in g  to pay large 
sums fo r greater system r e l ia b i l i t y .  The follow ing analysis w ill 
answer questions re la ting  to the cost-effectiveness o f various system 
configurations and point out the premiums that customers w ill pay to 
get increased system r e l ia b i l i t y  and a v a ila b ility .
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3.0 THE ECONOMICS OF MULTIPROCESSOR PDP-11 SYSTEMS
This section o f the chapter w il l  discuss the cost-effectiveness 
of the multiprocessor system configurations analyzed in Chapter I I I .
The costs o f systems w il l  be based on price estimates quoted by DEC. 
However, some o f the hardware used is  only provided on prototype assembly 
lines and the prices are considerably higher than a product that is  in 
the normal production cycle. I t  w il l  be assumed that multiprocessor 
version of the operating system RSX-11MP w il l  cost no more than the 
standard RSX-11M. Prices o f systems w il l  exclude a ll but the minimum in 
peripheral hardware. The decisions re la ting  to peripheral hardware w ill 
not d ire c tly  e ffec t system performance (they may e ffec t the speed at 
which the user sees system output), but w il l  s ig n if ic a n tly  e ffec t the 
cost. These decisions are also customer specific .
The f i r s t  step in the process is  to compute the cost fo r the 
system configurations. The following assumptions w il l  be made: (1)
only multiported memory w il l  be used, (2) the base system w il l  be a DEC 
PDP-11, T-34 system with multiported memory replacing standard memory 
(with the cost difference included), (3) prices w ill include only T-34 
peripherals plus 10 percent of the to ta l minimum price fo r other 
peripherals, and (4) no additional cost fo r m ultiporting above the four- 
port level w il l  be considered.
SYSTEM CONFIGURATION COSTS
Base System Cost
T-34 system: includes a PDP-11/34 processor, two RK05 disk drives 




Net added memory cost $ 9,530.00
Total cost: $47,960.00 (4-1)
Multiprocessor Configuration Costs
The costs fo r multiprocessor configurations w il l  contain the
basic single processor system cost given by the amount shown in the
previous section, plus a interbus interface fo r each processor, extra
processors, extra m u ltiport memory and con tro lle rs , and the extra
peripheral expenses. The multiprocessor system additions have a modular
design: processor plus interface plus memory. The cost o f two, four,
s ix , eight and ten processor systems w il l  now be developed. The memory
contained in each system was developed in the analysis in Chapter I I I .
Two Processor System Cost
Base T-34 system: $47,960.00
32K multiported (MP): 14,630.00
memory w /contro lle r
PDP-11/34 processor: 9,520.00
Bus interface: 1,500.00




Four Processor System Cost
Base T-34 system: $47,960.00
96K MP memory w/control1ers: 14,630.00
3-PDP-11/34 processors: 28,560.00
3-Bus interfaces: 4,500.00
(10%) charge fo r peripherals: 12,491.00
Total four processor system cost: $137,401.00
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Six Processor System Cost
Base T-34 system: $47,960.00
160K MP memory w/control1ers: 73,160.00
5-PDP-11/34 processors: 47,600.00
5-Bus interfaces: 7,500.00
(10%) charge fo r  peripherals: 17,622.00
Total s ix processor system cost: $193,842.00
Eight Processor System Cost
Base T-34 system: $47,960.00
480K MP memory w /control1ers: 219,450.00
7-PDP-11/34 processors: 66,640.00
7-Bus interfaces: 10,500.00
(10%) charge fo r peripherals: 34,455.00
Total eight processor system cost: $379,005.00
Ten Processor System Cost
Base T-34 system: $47,960.00
736K MP memory w /control1ers: 336,490.00
9-PDP-11/34 processors: 85,680.00
9-Bus interfaces: 13,500.00
(10%) charge fo r peripherals: 48,363.00
Total ten processor system cost: $531,993.00
Now that the to ta l system costs have been estimated, comparisons 
must be made between the cost and the performance fo r each configuration. 
In order to do the comparisons, the re la tive  performance of the system 
configurations is  obtained from Table 4. The re la tive  costs must then 
be computed by d iv id ing the to ta l computed system cost by the cost fo r
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the modified T-34 system's price. The results o f these computations are 
shown in Table 5. A fte r finding both the re la tive  cost and using the 
re la tive  performance, the cost-effectiveness o f the individual system 
configurations can be analyzed by constructing the ra tio  of re la tive  
cost to re la tive  performance. This resu lt is  also shown in Table 5.
Number o f Processors in the Configuration
Factor 1 2 4 6 8 10
Total Cost ($) 47,960 80,971 137,401 193,842 379,005 531,993
Relative Cost* 1.0 1.68 2.73 4.02 7.90 11.09
Relative Perfor­
mance 1.0 1.89 2.76 3.55 4.79 6.09
Relative 
RR = Performance 
Relative 
Cost
1.0 1.12 1.01 0.89 0.61 0.55
* The base fo r re la tive  cost is  the single processor T-34 system with a 
performance and cost ind icator set to 1.0  fo r normalizing the data.
Cost-Effectiveness of System Configurations 
Table 5
The ra tio  RR gives a quantitative measure of the cost- 
effectiveness of the systems, with system throughput being the sole 
performance ind ica tor. No attempt w ill be made to evaluate system 
re l ia b i l i ty  or a v a ila b ility . The development o f para lle l processing 
elements does generally enhance system r e l ia b i l i t y  and a v a ila b ility  [ 66] .  
When RR in Table 5 is  below 1.0, the system is not a cost-e ffective  
a lternative based on throughput. For the systems o f two, three and four 
processors the configurations are cost-e ffective . For the systems whose 
ra tio  was less than 1 . 0 , the following equation shows the cost premiums
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that would be assigned to the performance measures o f higher a v a ila b ility
and r e l ia b i l i ty .
The price o f higher _ «R
a v a ila b ility  and re l ia b i l i t y .
AR = (1.0-RR)*Total System Price (5-2)
Thus, fo r a six processor system the cost of higher a v a ila b ility  
and r e l ia b i l i t y  w il l  equal about $25,069.00. On the other hand, i f  the 
system price was lowered by that amount, the system would be cost- 
e ffective on throughput alone. I t  is  assumed that the s ix , eight and 
ten processor systems w il l  provide higher a v a ila b ility  and r e l ia b i l i t y  
at a cost premium: in the two, three and four processor systems, the 
higher r e l ia b i l i t y  and a v a ila b il ity  are free (or at least low cost). I t  
should be noted also tha t the system prices shown are fa i r ly  conservative. 
Peripheral devices often comprise much more than ten percent of the 
overall system cost. However, fo r  real-time applications the figures 
shown may not be too conservative. Most real-tim e applications do not 
require expensive peripheral devices such as high speed lin e  prin ters or 
large disk storage modules. In addition, fo r some systems, package 
prices w ill reduce the computed costs, as would lower memory prices.
4.0 SUMMARY AND CONCLUSIONS 
There are three basic advantages to transparent multiprocessor 
systems: performance increase, higher a v a ila b ility  and higher r e lia b i l i t y .  
The cost-effectiveness fo r the previously developed multiprocessor 
systems were never generally tested. Large scale multiprocessor systems 
such as the CDC 6700/6800 and the IBM 360/65-MP systems were developed 
to extend the currently available performance range. Much o f the
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development work that produced these and other main frame multiprocessor 
systems was sponsored in some way by the U.S. government fo r use in 
either the m ilita ry , NASA, or AEC. The same has not been true fo r 
minicomputer systems. Economic considerations have largely dominated 
the development o f multiprocessor mini-computer systems. There has been 
l i t t l e  government support fo r the development o f such systems.
One o f the major economic considerations facing the development 
of multiprocessor systems is  the re la tive  costs o f faster processors 
over slower ones. Computer system processor prices have been dropping 
fo r some time and i t  is  quite easy to obtain one processor which doubles 
the performance of another fo r less than double the slower one's price. 
Basing the cost-effectiveness on throughput alone, the idea of assembling 
multiprocessor systems does not appear in tu it iv e ly  to have great m erit, 
however, there are other measures to be considered.
These other measures are higher a v a ila b ility  and re l ia b i l i t y .
These are p a rticu la rly  important measures fo r systems operating in a 
real-time environment. The real-tim e processing market is  one in which 
many minicomputer systems are sold.
These systems are usually used fo r some type of process control 
application, e .g ., mixing pa int, power con tro l, machine tool control or 
radar system contro l. For th is  class of systems the s ta b il ity  o f the 
control depends upon a computer system in operation in the feedback 
path. In these cases multiprocessor minicomputer systems designed with 
processor transparancy and multiported devices can provide the ava ila­
b i l i t y  and r e l ia b i l i t y  at low cost when compared to complete backup 
systems or large main frame multiprocessor systems. Thus, a wide market 
is available fo r a product whose performance is  measured by more than 
throughput.
The multiprocessor system analyzed in th is  d issertation was 
examined fo r cost-effectiveness based only on system performance. The 
objective here was to find  out a t what point a prospective buyer could 
place a value or premium on r e l ia b i l i t y  and a v a ila b ility . The analysis 
shows that fo r two, three, and four processor systems, the r e l ia b i l i t y  
and a v a ila b ility  are free. The other systems are not cost-e ffective 
based on throughput, therefore, a premium w ill have to be placed on 
higher r e l ia b i l i t y  and a v a ila b ility . The u t i l i t y  o f higher a v a ila b ility  




This research has analyzed a multiprocessor minicomputer 
system design, and developed system models to predict performance so 
that performance and system's cost-effectiveness could be studied. An
attempt was made to build an analytical queueing model o f the system
configuration described in Figure 4. However, there was large gap in 
the current s ta te -o f-the -a rt re la ting  to the analysis of a two-stage 
queueing model which has as its  f i r s t  stage a scheduler which controls 
the assigning o f memory to tasks and which assigns the tasks to processors, 
and has as its  second stage m ultip le  servers representing m ultip le 
processors o f a computer system, each having some d is tin c t p robab ility  
d is tr ib u tio n . Several theoretical queueing models were analyzed and 
closed-form solutions were found fo r a ll but the most complex. The 
most complex model studied was a multichannel model with Erlang- 
d is tributed a rriva ls  and Erlang-distributed service times (E^/E^/C), 
with one stage, fo r which a pa rtia l solution was illu s tra te d . The
next step in the analysis o f the computer system was to solve the
system numerically using a Monte-Carlo simulation model implemented on 
the UNH computer system.
The simulation model was designed using the next-event modeling 
technique and using standard FORTRAN subroutines to generate the 
a rriva l tasks to the computer system and to select the amount of 
execution time that a task required. This technique involved the use 
of a random number generating algorithm to select the random variates
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and then a series of subprograms to emulate making the random draws 
from one of several p robab ility  density functions. This method has 
been well established in  the modeling o f various systems [2 , 3, 20, 21,
24, 26]. Simulation has had wide acceptance in evaluating computer 
design a lte rnatives, operating system parameter adjustments, and the 
evaluation o f I/O device designs [6, 23, 35, 49, 50, 54, 55, 58, 67].
The model designed in th is  research d iffe rs  from those previously 
mentioned in three ways: (1) the model deals with transparent m u lti­
processing in a minicomputer system, (2) memory contention is  handled 
w ithin the model, and (3) memory is  allocated by the scheduler as a 
resource. The simulation model also allows the user to have a wide 
la titude  in choice o f scheduling method, system configuration and 
memory contention. For the purpose of th is  thesis the modeling o f I/O 
devices and of I/O a c t iv ity  e x p lic it ly  was excluded from the design.
The model only considers the CPU portion o f each I/O job and the over­
lap must be estimated experimentally. The model was also designed 
using the next event approach and i t  described the computer systems 
workload s ta t is t ic a lly  as opposed to some sc rip t or trace method. The 
simulation was then implemented as stated before in FORTRAN-10 on the 
UNH DECsystem-10.
The f i r s t  step in testing the model o f the computer system was 
to validate i ts  representation o f the system by comparing i t  to tes t 
results obtained from a prototype multiprocessor system developed by 
DEC. The tes t results were run on several d iffe re n t computer system 
configurations and d iffe re n t types o f tasks. The validation of the 
model was made against one, two and three processor systems and fo r CPU 
bound and I/O bound tasks. For a ll tests the model and the experi-
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mental results showed good agreement. The maximum error in one comparison 
was six percent. More ty p ic a lly  errors were the range o f one to two per­
cent. A fter th is  validation process, the model was used to predict 
system performance, so that the results were generated to compute 
optimal memory/processor configurations and to re la te throughput (execution 
rate) to the system configurations. These two objectives were met fo r 
systems up to ten processors and 1024K words memory, the maximum system 
size considered. In addition, re la tive  configuration throughput rates 
were computed fo r la te r use in an economic analysis which was made in 
Chapter V. The resu lt of the simulation modeling was a two step procedure 
fo r the selection of a system configuration, given that a user can 
re late a performance objective in terms of his current system throughput. 
(For example, one may wish to have a system three times more productive 
than the current one). One takes a throughput figure determined by 
making a tes t s im ila r to the one described in Chapter IV, m u ltip lies i t  
by three and selects the number o f processors from Figure 25. A fter 
finding the number of processors one refers to Figure 23 to find  the 
optimal memory fo r the configuration. The user has now selected the 
to ta l configuration of processors and memory. The only part remaining 
is  to select I/O devices fo r the pa rticu la r application to complete the 
system design. The only other important consideration is  to check the 
economic analysis to find  out i f  the chosen system is performance - 
cos t-e ffe c tive .)
In addition to the modeling e ffo rts  previously discussed, an 
experimental program was developed to provide a data base fo r model 
va lida tion . The hardware and operating system software was developed 
by DEC to tes t the fe a s ib il ity  o f multiprocessing PDP-11 systems. The
research reported in th is  thesis was directed prim arily  towards per­
formance measurement, cost analysis, and the fe a s ib il i ty  and cost- 
effectiveness o f systems which were much larger than the prototype 
system constructed fo r  testing . The gathering o f experimental results 
fo r the prototype system involved the development o f special software 
to co llec t s ta t is t ic s  on system performances and i t  also involved the 
development o f a workload construction. The construction of the per­
formance gathering routines was to a large extent done by DEC personnel 
but the development o f testing software was a portion o f the work 
reported in th is  thesis in Chapter IV. The software developed to test 
the system consisted of FORTRAN tasks which were controlled through the. 
use of special operating system service functions.
The software testing system derived allowed fo r  the a rriva l 
rate o f tasks to the system to vary according to user controlled input. 
The system also controlled the length o f the tes t and automatically 
computed the execution rate o f the system.
The las t portion of the d issertation discussed the objectives and 
economics of multiprocessing systems. The f i r s t  section discussed the 
reasons fo r construction o f large multiprocessing systems by major main 
frame manufacturers. Multiprocessor computer systems have the advan­
tages over a single processor systems in three areas: (1) higher
system throughput, (2) higher r e l ia b i l i t y ,  and (3) higher a v a ila b ility . 
Multiprocessor systems provide the higher r e l ia b i l i t y  and a v a ila b ility  
through the a b il i ty  to keep the system operating in a degraded mode 
with at least one processor s t i l l  operating. System performance through 
put is enhanced because the system can run m ultip le tasks simultaneously 
rather than concurrently as in a single processor system. The resu lt o f
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th is  portion of the research is  the selection o f multiprocessor m ini­
computer systems which are cost-e ffective  based on throughput. A cost 
premium is  computed fo r  the non-cost-effective systems so that the user 
may determine i f  the increased r e l ia b i l i t y  and a v a ila b ility  are worth 
the additional expense. Systems consisting o f four processors or less 
are shown to be cost-e ffective  based on throughput.
The development o f large main-frame multiprocessor systems was 
supported by the U.S. Government and these systems were often required 
fo r space missions, nuclear energy and defense work (real-tim e app li­
cations). The development o f multiprocessor systems was also a method 
used to increase the performance range o f a single processor systems. 
Usually the top -o f-lin e  systems were multi processed, such as the CDC- 
6700/6800 system.
The development o f multiprocessor minicomputer systems has been 
considerably slower fo r  several reasons. Some of the reasons are: (1) 
lack o f government support, (2) the economics o f minicomputer systems, 
and (3) acce ss ib ility  o f great performance increases with re la tiv e ly  
low cost processors.
However, the development o f multiprocessor minicomputer systems 
has been driven by the real-tim e process control applications. Mini­
computers have been used in real-time environments fo r  some time because 
of th e ir low cost and low environmental re s tr ic tio n s . The need to make 
systems which had higher a v a ila b ility  and r e l ia b i l i t y  than the single 
processor systems being produced caused manufacturers to explore 
multiprocessors as a solution. Cost was s t i l l  a consideration, so the 
second portion o f Chapter V studied the cost-effectiveness of various 
system configurations developed in Chapter I I I .
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The economic analysis o f the system configurations constructed 
in Chapter I I I  was based on the following data and assumptions:
(1) A ll cost information was obtained from DEC sources: 
no system or other discounts were assumed.
(2) Memory porting charges fo r more than four ports were 
ignored.
(3) I t  was assumed that the re la tive  performance figures 
displayed in Table 4 would not change.
(4) No additional software costs would be incurred past the 
base system.
(5) Peripheral equipment was considered to cost 10 per cent 
o f to ta l system cost.
A fte r applying these assumptions, to ta l system charges were 
computed fo r one, two, four, s ix , eight and ten processor systems. A 
re la tive  cost fo r each system was computed using the single processor 
system as a base. The re la tive  cost figures were used to form a ra tio  
(RR) with the previously computed re la tive  throughput figures. The 
ra tio  (RR) was then used to determine how throughput cost-e ffective  the 
various systems were. These ra tios are shown in Table 5. The ra tio  
indicates that systems o f four processors or less are cost-e ffective  
based on throughput alone and that systems containing larger numbers o f 
processors require a cost premium ranging from $25,089 to about $239,396 
fo r the ten processor system.
In summary, the research reported in th is  thesis suggests that 
the multiprocessing of minicomputer systems can be cost-e ffective . The 
research also points out some problem areas fo r future work in both 
hardware design and analysis o f systems. The use of multiprocessor
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systems fo r real-tim e applications was also shown to be a reasonable 
product. The design o f hardware and software must greatly enhance the 
a v a ila b ility  and r e l ia b i l i t y  o f large multiprocessor systems i f  they 
are also to become a viable product.
2.0 FUTURE RECOMMENDATIONS
In the analysis o f complex computer systems much research in 
analytical models is  currently being done, and much remains to be done.
The areas of non-Markovian systems and multi-stage systems need much 
more research to be able to accurately represent many computer systems.
The analysis o f real-tim e systems also requires a great deal more 
research in several areas, pa rticu la rly  in the development o f meaningful 
performance measures.
The results displayed in Chapter IV point out some problem 
areas in hardware and software design. There appears to be a problem 
in the design o f multiported memory contro lle rs that causes unnecessary 
overhead in the system even when there is no processor contention 
present. To increase overall system r e l ia b i l i t y ,  devices should a ll be 
multi ported so that no pa rticu la r processor is  a weak lin k . There also 
needs to be some developments in hardware/software design fo r easier 
device interchange and error handling to improve overall r e l ia b i l i t y .
In summary, i t  is  suggested that future research in m u lti­
processor minicomputers is needed in these areas:
1.) Improved hardware design in areas o f multiported device 
and memory con tro lle rs.
2.) Hardware/software design improvements fo r automatic 
device error handling and system reconfiguration, so as to 
maximize system r e l ia b i l i t y  and a v a ila b ility .
The development o f Non-Markovian queueing models: in 
pa rticu la r, multistage models with non-Markovian service 
time d is tr ib u tions .
The analysis o f real-tim e systems and development o f more 
meaningful performance measures fo r such systems.
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APPENDIX A
Simulation Model 
FORTRAN Source Code L isting With 
Example Input and Output Reports
C * * * ft «g*« ft * * ft * ft ft * ft ft ft * * * * * * * * * * :* * ft
C M U L T I C H A N N E L  C U E U I N G  MODEL H I T H  S C H E D U L E R
C  N S F = M A X .  N C .  CF S E R V E R S ,  A R R V L =  I N T E F A R R I V A L  T I « E
C M A X C T = M A x .  S I M U L A T I O N  t i m e . I S C H C = S CHE DUL E f i  S E L E C T E D
C C I STR = D I S  TR I I 3LT I CN S E L E C T E C .  MF.AN = MEAN CF O I S T F e U T I C N
c s t d v = s t a n c a r c  c e v i a t i c n  cm s p r s o
C M C C R E = M A X .  CCF E A V A I L . .  K CCRE = AMCUNT  C U R R E N T L Y  A V A I L .
C I E L C C K = C C R E  USED BY EACH CUSTOMER
C I F  THE COMPUTER S Y S T E M MCDEL I S  NCT R E I N  G RUN ( N O T  U S I N G  I S C H 0 = 4 )
C THEN S K I P  CH AN = . THCSE C U E S T I O N S  h I T H  A BLANK
C * * * *  * * * *  *  *  *  *  * * * ♦  « * * *  * * * *  8 *  « *
CCMMCN AT . S T , C  S T ( 2 0  > . N C U E  < 2 0 )  » T I C T ( 2 G ) .
l H ' T , A R R V L » D I S T R ( 2 u ) » M  CA N ( 2 0 ) » S T D V < 2 0 )  . QCQNT S ( 2 C G . 2  0 )  .
2 T 5 T (  I G u O O )  . N S F . C A T  . M A X F T  . M E A N F T  ,
3 I S C H C . A V E R 3 . C L C C K . N A C V . N T C T C . J C B N . M A X C . I A V . Y E S . C E B U C . A V E F ,
A P C S T ( 2  0 ) C P C S T ( 2  0 ) . S Y S P C T  
CCMMCN / S Y S T I M /  T I m I n ( 1 U U O O ) . T [ M C T ( 1 0 0 0 0 )  . S U M S T . SUMAT
c c m m c n / f a m c m / i s . i s i
C C M M C N / M E M C F Y / I F L C C K . K C C F E . M C C F E . A V C C R E . M Q U E . M E M Q . M I
c c m m c n / c c n t / k . r f r i m e . a n s . t f a c t . f m  
I N T E G E R  D I S T F . C C C N T S
c
REAL M E A N F T . M A X F T  . MEAN . MA X C T  
CATA Y E S / 3 H Y E S /
c
C P c N ( U N I T = 2 0 . F I  LE = ' T R A C E . C A T '  . A C C E S S = ' A P P E N D *  ) 
c * *» •
C READ I N THE FRCBL E M D E S C R I P T I O N
C * * *
C
H F I T E ( 5 . 1  Cl  )
101 FORMAT ( 1H I . 2 X  . •  CC YCU H 1 SH TO RUN A T R A C E ? * )
R E A C I 5 . 1 0  2 ) D E E  U G
HR I T E ( S . I I 7 )
1 1 7  F C R M A T ( 1 H  . ' M A X I M U M  CCRE FCR THE S Y S T E M  ? • )
R E A C ( S  . * 1MCCAE 
HR I T E ( S . 1 0 6 )
1 o s  F O R M A T ( 1H , ' M A X .  S I Z E  FOR PROGRAM I N  K ? • )
R E A D ( 5 . » ) I OL CCK  
H R I T E  < 5 . S C R )
9 0 9  F C F M A T ( 1H . ' O P E R A T I N G  S Y S T E M O V H .  I N  C E C I M A L * )
B E A D C O . " ) S Y S P C T  
H R I T E  < 5 , 1 0 9 )
1 0 9  F O B M A T d h  . ' C C  YCU WANT TC US E  MEMCRY C O N T E N T I O N  ? • )
R E A D I S . 1 0 2 ) ANS
1 0 2  F C F M A T ( A 3 )
HR I T E ( 5 , 1  O B )
1 0 6  F C R M A T (1 H O . • I F  THE A R R I V A L S  ARE F I X E D  I N T E R R V A L  E N T E R  t . A . T . ' )  
R E A D ( 5 . »  ) F I X  
HR I TE ( 5 . 1  03  I
1 0 3  F ORMAT !  1H , I X ,  ' R E A D  I M N C .  CF SER VER S . M AX . T 1 ME . I N T E  R A R R V L *
1 , • T I M E . S C H E D U L E R • I
I N  = S 
I  0  = 5
R E A C ( I N . * ) N S F . M A X C T , A R R V L . I S C H O
C HRITE(5.104 )
1 0 4  F C F M A T U H  . I X . ' F C R  EACH S E R V E R  READ I N 1 D I S  TP I E U T  I ON T Y P E *
1 .  * . MEAN . STO D E V . • )
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t Ti; I ‘j  i 1 Oi l  I
i  o b  i c i i v u i i H  i • u  i s t r  i u l t  i c n  t y r e s  a r e  : i  =  e x p o . 2  = n c r m a l . 3 = u n i f o p m • >
DC 1 K = I . N S F
R !: A D ( I N  i •  ) L) I S T R ( K ) i V E  AN ( K ) » 5 T 0  V ( K )
1 C O N T I f . L E
C
C * * «
c  i n i t i a l i s e  t h e  s i m u l a t i o n
C » * «
C
D C  3 J o  1 = 1 . s O O C  
T S T ( I 1 = J • U 
T I M M  I I = u . 0 
t i v l t i i i - u . o  
3 3 6  C O N T I N U E
CC J i 1 I = 1 . NSF
NCLE t I ) = 0 
C S T ( 11 = 0 . 0  
P C s ! ( 1 ) =u  . 0
U C 3 J I J = 1 . P. C 0
3 31  CCCNT J ( J . I I =0
DR=0. 0  
L A S T A = 1 
N 4 f. V = 0
I F  ( I I 4 . Nc  .  0 .  U ) APR Vl .  = F IX,
CALI .  CHECK ( A P F V L  . WLAN , NSF )
c l c c k  = 0  . 0  
l u t r  = u 
J C l lN = 1 
A T =0 . 0
c
C * »  RL’ MCVI .  CQ'.' i: USED L‘ Y C . S .  ASSUME l OK FOR R S x - l l M P .
C
FCCFi :  = M C o i . e - i o
k c a  i. r  = w c c i. l




c  * *  « »
C GE E E R A T E  AN A R R R I V A L  TC T F S  S Y STEM
C *  *  *  *
C
4 0 0 J CIJN = JUUN H
C
c » *  p r e v e n t  m c u e l  f i . c m  c l c m n g  u f  a f t e r  p r c c l s s i n g  i o k  j o u s  
c
i r i J C L ' N . G L . l U C C C I C A L L  P R I N T ( C L O C K )
I F I J C O N  . GE . 1 0 0 0 0  I E TCP
C
I I  ( I  U . M  . O . J U M L  t I X A R I F  I X . XA T )
l i d  I . n I . o . o ) o r  l i )  4 1 0
C AL L  I 'C I sCN ( >Rh VI  , AA 1 .CEI . ' LC . YES )
4 1 0  A I = a i U M
SUMA T = 5 U M A T * XAT
c
c F I N C  THE M I N  CF EACH E V E N T  T Y P E -  S E R V I C E  C C M P .  CR A R P I V A L
C • *  *
c
CALI .  V I N 5 T I C 5 T F  I N ,  JON )
CAT = A T
l F l U E P U C . E O . Y l S > * f ; n r ( 2 C . l 0 0 3  ) A T . C A T  
1 0 0 3  f c r m a t u m  , ' n E w Ai . . ;  i v  a l - a t  • , l a  . r -o .  3 . • c a t = • , l x , f  r .  2 )
c 
c * • *
C SEE- WHI CH E V E NT  I S  THE NEXT  CNE
C * * *
C
I F ( C E L U C  . ED . Y E S  ) l\ R I T  E ( 2 0 .  2 0 7 1 C S T W I N . C A T  
2 0 7  F CRM a T ( l i t  , J x  S C O - 1  • , 2  ( 2X . F f l  . 2  ) )
5 0 0  i f (  c s T x M N  . o : : . c a r ion t l  1 0 0
I I  I I: i-.HiJC . r. C .YL E I »(< I Tl. ( 3 0 . I 07 I CLOCK . CSTm I N ,C AT . J UN
1 0 7  F ORMA T !  l i l  , ' E 0 0  I 1 1 .1- d . I I X .1' o , I X .1 0 . 1 , 1 x , I P , • S E R V I C E '  I
c »»*
C THE E V E N T  I S  a SC V I C E  Of. P A S T U RE





c SCE I I -  THEN L I S  A C L C L e  ( OR I S  I T  E M P T Y )
C
1 0 0  I F ( NCUE ( J C N ) . NF . o ) CC TC 0 0 0
C
C * “ •  THE Ou c U l I S  E m p t y -  SET CLCCK TC T H I S  S E R V I C E  C OMP .
c


















c * • *
c
3 0 3 1
C
C * * *
C




C * * »
C
c















C L C C k = C S T ( J O N »
c s r i j u f > ) - t ) . o
K C C ' . L - K C C M -  * I Fl . CCK
I F ( L' LUUC »Ltj  • Y ! 5 > A R I TL ( 2 0 .  3 0 J 0  I KCOR E , CLOCK  
F C R M A T t l H  . M C L F  L C C f - C C R F - '  . 1 4 ,  ' C L C C K - • . F 9 . 2 )
UP DATE  THE S E R V E RS  I DL E  T I ME - C  CMI ' UT F V I A  I C I. E =1 CT A L - 5 F  P V I CL
SEE I F  YUL  CAN CLT a JCl. ’ CL T CF T HE MEMORY C FOR THE EMP T Y  P C .
I O L X = R  
J XX = 0
I F t M E M C . N F . O l C A L L  S Ch E U ( J XX . I OL  X . J C M
CALL M I N S T t C S T M I N . J G M  
I F l C S T M I N . E U . C . c I G C  TO 1 0 0  
GO TO ECO
* * *  C OL L E CT  THE S T A T S - O U E U E  I S  N C N - 0  * » * *
0 0  10  K = 1 . NCUE ( J C M
1 JCH = CC. CNTS ( K , JCN )
I F ( I JCl. '  . C . J 1 C C TC 10  
*  T = a T * I C 6 T M [ N -  CLCCK I 
C U N T I N U C
SET THE CLCCK TO THE S E P V I C E  O E P .  * • ♦ * «
C L C C K a C S T w I - ,
C S T I  J U M  = C . j 
K C C R C r. C C A ' f I t L O C K
I F  ( 0 z " U  v E L . Y  L S I *  P I T  1 ( 2 0 , 3 0 3 1  I n CC P M C L C C K  
F C R M A T I I F  . ' S E R V I C E  L C O H - C  CR C a • . I A . • CL CC K = • , K •» .  2 )
REMOVE THE NEXT JCL'  F I- C » I T S  C L E u F -  U P CA T E  THE C ' S  C O N T E N T S
M J Ce  = o C C N T S ( 1 . J C N I  
I F ( MJOn . N E . J ) C ALL S E R V E ( v J O E )
I F  ( M JCl '  . N> i  .  J ) CST ( JCN ) A S  r  • CLCCK  
I F  (  V JCl !  .  F.E . u  ) HC ST ( JCN ) - C S T  ( JON 1 
I r  < m j o : )  .ns.  . o ) r I v c  t ( w j c  i =c s T ( j j m  
I K  M JC.!'  C . J ICC T 0 1 ZZ
n r  i i  k i , n . .o e  i  j v n )
O C C N T  S l N - 1  . J C N  1 A C C E N T  S ( K  . J C N )
I F  < CFt ' UG . '  C ,Y :• 6 ) aF I T F ( ; ' 0 , b J c  1 H  ' f S ( K -  I ,  J(JN 1 , K . UCONT S ( K , J U N  1
F ORMA T !  1 H , 1 I! C C M  i  ' . 1 ( . ' K ' . I c . ' C C C N T S . K ' . I O )
CONT I N U F
C C C N T S l N c L K J C N )  . j C M = 0  
NCUE" ( J J N  ) = NCLE ( JCN ) “  I K r = K F ♦ 1
I F ( N C U c I J c M • E C • u I C A L L  G n A P ( J C N )
CAL L  V I NS T ( CS TM I N , J C M  
IF ( LCi - UC . 1  J . YE S' ) 'Al- I T F ( ?u . 6 5  7 ) M JGLI . T ST ( W JO I I )  . CLOCK , N C L K (  J UN  ) 
F ORMAT !  I n  , 1 X . • v j u u  • , i t ,  , > T S T ■ , t 7 . 2  . • CL OCK*  , F 7  . ?  . • N C U E * .  I A )
STS I F I T S  T I M E  TC C A L L  I T C L I T S
I T  I CLCCK .Of .  . MAXCT I GO Ti l  10UO  
GU TO 6 0 0
THE E V t N T  I S  AN A R R I V A L  TC THE S Y S T E M * * «
DC I S  J J a |  . N S F
0 0  I S  K i - - | .  NCLE ! J J 1
1 JCt !  = CC i; N T S ( K K ■ J J )
I F ! I J C U . f c C . J I G C  TC 15
L P C A T E  THE U N I T I N G  T I M E  OF ALL J OHS I N  ALL THE QUE UE S
V»T = * T  F  ( CA T - C L C C K  I 
C O N T I N U E
* SET TH! .  CLOCK TC T H I S  A R R I V A L
CLDC = C L C C K 
C L C C K = C A T  
L A S T A = L « a T A l 1
SCHEDULE T H I S  A R R I V A L
I DL  E = 0 
J A T - L A S T A
CALL S C H F U ! J A T  . I C L E . N C A S  )
« SEE I F  T h I S  A R R I V A L  CCCURS C C I N I C I C E N T  • * /  A S E R V I C E  C C M P .
C1N 3
,\J >■ 0  ] .1 -1 0  1
<•, i l l  ; v j
n i « - <  tl
- •  t- • n u  c i - - i  M l  
» V " 0 *  '11 = 3 1  
I M v d O l N v b ^ V O C l  f .
n • i = j i
I ) H * r i - i l
o * o = *
« V 11 *! 1 S I v M  Ul t t  N 3 3 S I 3 H HH 1 S 3 1 V 3 ‘ID 3 Nl i n Or t C l OS  f l H l  0
1 • *  v tl Q N 3 3 G I 3 d V 0 n 1 M 7 H • ‘ t U  1 1 r H 3 3 d 0 0 1
i o o i • a  z ) .i 11  '.i"  ( s a  • o j  • i i  -i i j  i 
i s i i  • j  i / r . r m  -.1/  n o w . i j o  
( S A *  -OCT X *  d l N T S  l O c i  3N I l  no - m O S
O N  3 
N b O l S d
( 7 ■ 9 -I • • « V3 C • ‘ £ " S d * »*' f  .10 I V  « b 0 'I • * y  1 * M I 11 v /I :l 0 J 0 1
« \ v mo ‘ v i o i  • o e  ) 11  “i "  ( s a * o ? • i .1 ) i i
( p • b- i - . OJ 1 • 01  3 ♦ V J  = V
H O N I 1 N f l O  5
v v j c j * p OS - - r t P 3  
( *. V 't;l M o l : * ! '  tl tl
( KV (13 * 1 3 I * !.■ I 1 OOMV J OOVO 0
2 1 * 1=1  5 o a
0 * 0 = « O S
• y i s i o  o v w j d n  v w o m j  s ^ v a o  s a x v w  n N i i o o b c n s  s u n  o
0
131 • S l / r t C l N V J / N OWwOO  < s a• -oo* v‘ ois • vn m-ion in i inov|ms
<cno 
m ■) n i  .i -I
(  *>• 9 d  '  VC I  ‘  £  * t l ' J *  .  »  V S 3  0 :l X 0  i • H l l l t H ' l ' J l  0 0 1
w v n o  • if ( o p I • o i  ) 3 11 ' i  c b a * o 3 • ci ; i ) j  i 
( « V : i l l l 9 0 0 V » X  J - r V  
( " V  .P.] )  V V ‘1= W V ' I I I  
I “ V dO * I 5 I * I I O . I M V  ‘ I T 1 V D  3
d o n  ‘l v  i i NT- i NOdi t a n v  wo w j  s « v . j n  h o u n v n  s o w r w  3 n i  m o b i i n s  s i t u  o
0
1 3 1 ' 3 I / w n N v  J / NOWWOO  ( S A1 m • v • v a ) njv;. OnI jn;i:i:ns
C1M.I N'lH 111
( z • e j  • • ? m »  a . • v  a d  • .  t v d o  • • x  i  • ■ p i d  j  i mo .  • v i  • w 111 v . v i n  ; i o i
V • tl V ti-J I 0 I • 0 C 1 31 1 I 3 A* 0 3 *  TO ) HI  
« v r n *  ( v - i i ) * v = x 
( t t v i a i w i r t t v v a  
< mv mo *  i s i  • s i  n r i M v t i  o o v o  o
0 1 3  - «  = V 
0 1 S * w  = il 
w ‘l v ii j
0
i ci l • 3 i / t . y i v  i  / n o w w o o  
J O r i  f . M c u i N n  v w o . - n  s«i v! i ; i  h o o n v j  s i t v n  o n  i  n o t i o n s  s i t u  o
0
i S A , d o * x , o i 3 * « i w - . n i N n  O N i i n o j t n s
ON J 
■ I C 1 3
( O t v w ) i N I a . p  0 0 v 0 0 0 0 1
0
3 1 0 0 3 3 3  I N I  t* J <10-13 1 N I d * »• *  0
0
6  0 I 111 [10
0 0 0 1  .01 0 0 1  1 3 < C  * •  0 0  • 3 0 0  10  M  I 0 0 1
O P *  0 1  0 0
o o o i  o i  o o i  n u » r  :-io* x o o o o ) j i D
•  *  *  *  3 * 1 1  V 0 0  0 0  * X v *  I V  0
0
t + o i o i N  = D i : ) i N t  i  ■ o n * o o o i  j  j  i
0
0 3 1 1 v *  i v - i i  s a u r  j o  * o n  0 7 1 o i  3 J i  o i  n n v  * » »  o
0
1 V I S O  0 0 7 0
0
s i v i s  gn. ono s i v o j o  m r > N 3 o o o o o o  * x v w  a - u  3 n i j  * * *  o
0
0
A N V  S O t i . O - U  H I  ? W 1 1  3 0 0 1 1 0 3 0 0 0 0  0
0
o o i  o i  o n e  i v o *  r .o *  N i w i s o u i
o„  __  * JOO J O I A b S S  * * * »  03H1 ssHOObdNjHi OVAl.bbV 3H1 dO 13S OS JI *** 0
L
SLUR CUT I NC H ANCU < IX • I Y • Y FL I
c
C t h i s  SL. - IRCGT I M:  W I L L  GE N E R AT E  SCVC M N D L 1'  NCS .
C ,
t Y - I X • L L S .! S '
I F I I Y ) E . 0 . I:
ii I Y -  1 Y I 2 I • ) 7 A M J L A 1 ♦ I
0 YFL = I Y
Y f l  = Y f L  • .  A t S f c t  1 S t - S
RETURN
ENU
s u u r c j u t i n e  s e r v e i j o h i
c
C * «  T H I S  S L I i R O E T I N G  WI L L  C G M  . - ATE THE S E R V I C E  T I HE FCR T HC S E R V E R S  
C
CCMMCN AT . ? T , CST I 2 0  ) • M I C E  I 2 0  I >T I DT  I ?C I .
l v> T . a r  i; v l  . o  I s 1 r- ( p o I . v i  a m  ?. u I , c r t: v i ?o i . c c c n r  s ( 2  a u . 2 u I .
2 T S T  I I 0 0 0 0  I • M* F  . C A T  , M » x r  T , M-“ ANF T , I SCI-1) .
3 A V I R 0 . C L C C N . N A R  V . N T r r c . j C F N . W A X C . l A V . Y E S . l l G b U G . A V E R .
AI ’ C S T l  3 0 ) . C»C £T I C) . E Y' M' CT
CCMMCN / S Y S T I M / T  I M I N I  1 u C u U I .  T 1MCT I 1 0 U C 0 I  . S U M S T . S U M A T
c
C C M M C N / C C N T / E  t R I* R I V K » A N S • TF ACT  »FV 
I N T E G E R  111 5TR . OCONTS
REAL MI. ANI -T . M AXI  t ,|.m . AN
c »• *  f  i n u  t h e  c l e l e  t h a t  t h e  j c d  i s  i n
c
N A R V = N A R V ♦ I 
J X = J C U
CALL F I NOC I N'C . J X )
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1 • MULT I C r l A N M I L  U U E U I N G  MC C E L • , I S  X , 1 h •  . /  . I 2 X . 1 H * . 4 CX .
2 * B Y  A . h . L C N h A R T H  1S 77  * . 3 E X , 1h « , / ,  1 2 X . 1H * . S e x . 1 H « . / .  1 2 X . 
3 1 0 0 < 1 H » ) . / / )
* n | T E I S . 2 I T  
» R I T C ( 2 0 . 2 ) T
2 F ORMAT !  1 M 0 . 1 O X , ■ THE DAT E CF T H I S  R U N * . 2 x , 2 A 4 )
E « V L = A R R V L
A f i R V L M  . 0  /  A R r, V L
C
A P I T E ( 5 . 3 ) N S F . l S C h D , A R P V L . F R V L . M A x C T  
a R I T E ( 2 0 . 3 ) N £ P .  I S C H U . A R R V L . E R V L . m a x CT
3 FORMAT M H O • I O X , ? U ( 1 h - I  ■ / . I 1 X . • 1 NPUT S P E C I F I C A T I C N S • . I  1 X .
I / . I 1 x . 2 0  I 1m - ) , / / , i i x . • ThE n u m b e r  CF Ch a n n e l s ’ . 2 x . I 2 . / . 1 1 x ,
2 ' T h l  SC H EOUL C A C I O  SEN 1 . 2 x  . I 1 . / . 1 1 x ,
3 1 Tm C A R R I V A L  RATE TO ThE E Y S T E v « , 2x  , F o . 2 . 3X , ■< • , F 6 . 2 . '  ) • . / .  I 1 X . 






















HP 1T E ( 5  . 4  )
W R I T E < 2 0 . 4 >
FCRMAT I 1HC . 1 0 / •  2 2  ( 1 H -  ) . /  »1 1 *  •
1 * CHANNE L  S P E C I F I C A T I C N S ' . / . 1 1 X . c 2 < 1 H - ) . / / . 1 1 X .
2 * 0  I S T R I U U T I  ON TYPE ' .  7 X F E A N *  . 7 X , ■ S T A N C .  D E V . * . / )
CC S 1 = 1 • NSF  
K = D I S T R ( I )
W R I T E ( 3 , 6  ) N A M E ( K ) , M E A M  1 1 . S T 0 V I  I 1 
» f t I T E ( 2 d . t o ) N A M E ( K ) . N f c A N { I | . S T C V { | )
FORM AT ( 111 , i a x . A l C . l ? X . F 6 . 2 . U X , F < > . 2 )
W R I T E I S . 7 )
F O R M A T ( 1H0 . 1 OX . • V C DE L  RE S L L T S *  . /  . 1 1 X . 1 4 < 1 H - ) 1
OC 10  J = 1 . N S F
NSUM = NS L M* N( i UE  ( J )
c 1 r F  i = M4x c r - u i ; c s T  ( j  )
1 F ( D I F F I . U 7 . U . G ) C ! F F I = 0 . 0
T 10 T ( J ) = 0  I F F  I « T 1 C T ( J )
u t i l < j > = < m 4x c t - t i c t < j ) ) / m a x c t
SUT I I .  = S U  I L * UT  I L ( J >
T 10= T 1 0 . T I D  Tt  J )
C U N T I N U E
F S F = N S F
F U T I L = S U T I L / F S F  
F U T I  L =F L T I L * 1  CO . 0
A V = I A V * N S F
A VCR 0=  A VI* R / A V
1 J O i J N =  J C i l N - N S U M
OC 1 2  KN = 1 . JCEN  
DC 2 3 4  K M = 1 , N  £  F 
0 0  2 3 4  K J = 1 . N C U E ( K M  I 
J J Ot ! = ( ) CCNTS ( K J . K *  I 
I F (  J JOU . €  C . 0  I CC TO 2 3 4
I F  ( KN . =  C . J J.1H .  ANC . J J CH . N E  . 0  I GO TO 16  
CCNT INU1-
1 F (  T I « OT  ( KN I . l i t  . MAXC T . A N C  . T I M I N  ( KN ) . OS  .  * A XC T I GO TO l e  
I F ( T I w C T < k m . O E . m a x C T . a n C . T I M I N < k n ) . l t . m a x C T ) T S T ( K N ) = m a x CT  
1 - T l  V I N I K M
l F ( T S r i K N ) . t . C . M A X C T ) T S T ( K N  1 = 0 . 0
I F  ( T I MCT ( X M  . CE . V 4 * C T  . ANC . T  IM I N ( K M  . L T  . “ AXCT  ) GO TO I d  
I F ( T l M C T ( K N ) . f C . l . . U ) T ? T < K M = M A X C T - T l M I M K M  
I F ( T | M I N ( X M . £ C . U . O . A N C . T I W C T ( K N ) . E O . O . O ) T S T ( K N 1 = 0 . 0  
I F (  T I M U T ( K N )  . K C . 0 . 0  M i C TC 12
I F I T I W T T I K N I . G T . M A X C T I G C  TO 13  
T S T ( k N ) = T I N C T ( I * M - T I M M K M  
C O N T I N U E  
F M A x = T S T ( 1 )
OC 2 1 J = 1 • I J C E N  
I F (  F MA x . 1. T . TS T ( J I 1 G C  TO 21  
FMAX = TST ( J )
J F =  J
C O N T I N U E
M A X F T = F M A X  
0 0  2 0  J = 1 . J 0 8 N  
I F ( T S T ( J ) . E C . M A X C T 1 G C  TC 2 0  
TT S T  = T T S T  + TS T ( J )
C O N T I N U E
J C O S C = 0
F JCfJ= I JCON
T T S T = T T S T / F J G f i
M E A N F T = T T S T
w R I T E ( b . f i ) F U T  I L  . M E A N F T , M A X F T . A V E R O  
w P I T E ( 2 0 . a ) F U T I L . « C A N F T . M A X F T . A V E R C
F U R M A T f l H G . l O X . ' S Y S T C V  C T I L U A T I Q N '  , 2 X . F 6 . 2 . •  P E R C E N T • . 
l / . l l X . ' M E A N  F U C *  T I ME*  . 2 x  . Fd  . 2  . /  . 1 I X  . * MAX ■ FLOW T I M C . 2 X .  
2 T H . 2 . / . 1 I X , ' A V E R .  GUEUE L E N G T F • , 2 X  . F t . 2 )
A V V=  I AV  
F CUE = VCLE  
F F M = M I  































A V C C R F = A V C C H E / A V V  
A V C U H E = M C U R t  * I f c - A V CORE  
MCCRF =MCQRE f  I ftWRITE! 5 i 1 7)A VCC RE ,F CUE .MCC e E WNITE!20.17)AVCCHF.FOU6 ii'CLr.E
F C R M A T U H  , 1 0 *  . ' A V F R . C C R E U S E C I K  ) • . F 7 . 2 . / . 1 1 X ,
1 • AV FR . VuHOI - 1  C L L L E  L E N C T P ' , F 7 . 2 » / » 1 1 X , ' T C T A L -  C U R E ' , 1 5 )  
W R i T = I S , 3 « > T F A C T . R . R P R I V = . F M  
W R l T C ( 3 0 , 3 a > T r A C T , R , R P R l V E , F M  
F C R M A T U H  , 1 U * . ' V E M O R 1 CCN T F N T I ON F AC T O P • , F 9 . 3 . / .
U l X . ' R  AND RPR I v r . , n ( I X . F 5  . 2  ) .
Z / . l l X . ' N C .  CF C O N T R OL L E R  £ ' i F b  . 2  1
WR I T E  < 5 . 7 7 ) JF 
w e I T t ( 2 0 . 7  7 ) J F
F C R M A T U H  , 1 OX , • JCH WI T H  M A X .  FLOW T I M E ' .  1 6 )
x j c e = j c h a
A RV = N A Ky  
F S T = S L M S T / A R V  
A £ T = £ L V A T / X J C E  
AVCR WT = v E ANF  T - F S T
I F ! A V E R W T . L T . O . 0 ) A V E R w T = O . O
» W I T E ( £ . 9 ) A V F R w T . N T C T C . M A X C  
W R I T E I 2 0 . 9 ) A V = R w T  . N T C T O . M A X O
F ORMAT I 1 H C . 1 0 >  , ' A y t  R .  b a i t i n g  T I M E ' , 2 x , F 3 . 2 . / . 1 1 X .  
l ' T O T A L  NUMJ CS CF J OE S  THAT w A I T L: 0  • . 2 X . I 6 .
2 / • I  1X » ' THE M A X .  CUEUE L E N G T H *  . 2 x .  I t  )
w R I T E ( 5  . 1 2 )
WR I T E  1 3 . 1 2 > 1 N C U L ( I > .  1 = 1 . N S F )
W R I T C I 2 0 . 1 3 M N C L E ! I ) . 1 —1 . N S F )
F O R M A T !  1 M 0 . I  O X , ' J CUS R E M A I N I N G  I N  THE COES AT M A X .  T I M E '
1 )
F C R M A T ! 1 H  , 2 £ X . I 6 )
W R I T E ( 5  . I 4 ) T I D
F O R M A T !  1 H 0 . 1 0 X , '  T C T A L  I D L E  T I  M E • . 2 X , F 9 . 2 )
CO 1 5  1 1 = 1 . N S F
W R I T E ! 5 . l b ) I I . T I D T !  1 I )
W R I T E ( 2 0 . 1 6 )  1 I . T I O T ( 1 I )
F O f i M A T U F  . l O X . ' I D L E  T I M E  FOR QUEUE • . I X  , 1 3 .  I X  . • I S *  .
1 1 X . F 9 . 2 )
W R I T E ! 5 . 2 6  I F  S T . JCON  
WR 1 TF ( 2 0 . 7 0  ) F S T . jl’ I IN
F C R M A T ( I H  . 1  o x  • • A V E R , '  S E R V I C E  T 1 M E • , F 9 . 2 ,  1 X . • N O .  CF J O H S ' . I t )
W R I T F ( 5 . 2 7 ) A S T
W H I T E 1 2 0 . 2 7 I A S T
J CUT = J C i - N - « E M C - N S U M
w R I T E ( 2 0 . 3 3 ) j C b T
F C R M A T U h  . l O X . ' N C .  CF J C B S  H U N ' . I X , 1 6 )
WR I TC ( 0 ..1 ! )  JCH T 
MAXCT=. MAa C T / 6 C . C  
A J OHT  = JCi l T  
AVJCI '  = A J C F T / M A X C T  
WR 1 TE ( 2 0 . 14 ) A V JEM
F C R M A T U h  . l o x . ' A V E R .  N O .  CF JOOS P R OC E S S E O PER M I N .  • ,  1 X . F E . 2 ) 
WR I T L  < 2C . 2 8 )  *  T
F C R M A T ( I H  . '  W A I T I N G  T I M E  C C MF u T E O • . F 9 . 2  )
FCRMAT ( I F  , l o x . ' A V E R .  I . A .  T . • . F 4  . 3 )
I F ( O L H U G . C U . r E S I w R I T C ( 2 0 . 3 0 0 1 F S T . O F £ S T  
F C R M A T U H  i U  i ' 5 5 T 1 , F I 1 , 2 .  ' F F J '  , 1 9 . 2 )
I F ( DF l.'UG . FO . TF. S ) WN I TC I 2 J . 4 4 9  )N AR V 
F C R M A T U h . I X  . ' n a r v -  j CI ‘ 3 PR CC E S £ FD • . I 6 )
I F ( C E P U C . £ 0 . Y E  S > WR I T E  < 2 0 . 5 5 5 )
F O R M A T !  I H . I X  . ' C O N T E N T S  CF C L E S  AT NAx  T 1M E • , / . 2 X . 2 8 (  1 H _ )
1 )
DC 5 0 1  1 = 1 . N S F
DO 5 5  1 J = 1 , N C L E ( I )
I J = C C C N T S ( J . I )
I F !  I J . t C . O ) G C  TC 5 5 1
l F ( i : C H U G . L O . Y C S ) w R I  T T I 2 0 . 5 5 2 ) 1  . 1 J
F O R M A T ( I h  . I X . ' U U C U E  N O . ' . 1 3 . '  j o e  N C . * . I 6 )
CCN T I N L £
0 0  4 4  1 = 1 , J OHN
I F ! C E 8 U G . E O . Y E S ) w R I T E I 2 0  , 4 6  ) I . T S T ( I )
F C R M A T U h  . I X . ' j CO N C . ' . I b . '  T S T ' . F 3 . 2 )
I F !  C E H U C . E Q  . YL' S I w 4 I T E I  2 C . 4 7  I T I M I N (  I ) , T I M O T !  1 )
F C R m a t i i h  , I X . ' T I M N ' . F 8 . 2 . '  T I v c t • , F E . 2 )
CON T I N U U
RFTURN
CNO
S U B R O U T I N E  F I X A R ( F . X )
C





S U e R C U T l N E  S m a p ( j )
C
C T H I S  S U B R O U T I N E  T R I E S  TCC P R E V E N T  F A L S E  I D L E E  T I M E  BY S W A P P I N G
C JCBS FROM F U L L  Ql . ES TO I D L E  ONES
C
CCMMCN A T , S T , C S T ( 2 J >  . N C U E I  2 0 I . T I O T ( 2 0  ) .
1 WT . A H P V L . 0  I S T R 1 2 0 I . M E A M  2 0  > . S TOV(  2 0 )  . C C G N T S < 2 0 0 . 2 0 )  . 
2 T S T < 1 0 0 0 U ) . N S F , C A T . w a x F T , K E A N F T ,
3 I S C H 0 . A V E P Q . C L C C K , N A n v . N T C T G , J C C N . M A X 0 . I A V , Y E S . 0 E B U G . A V E P .  
4 P C R T ( 2  C I i O P C S T ( 2 0 ) . S Y S P C T
C OMMON / S Y S T  I M /  T I M I M 1 0 0 0 0 )  . T I MCT ( I 0 0 0 0  ) ,  S UMST . SUM AT
C
REAL M E A N F T . M A X F T . M E A N
C
I N T E G E R  OCONT S . 0  I S T R  
L C U E = 0
K = 0
CG I  1 = 1 . NSF
I F I L C L E . C T . N C L E l I ) ) GC TC 1 
K = !
LCUK = N C U E ( [ )
1 C O N T I N U E
I F (  D E B U G .  EO . YE S . AND .NCUF.  < K > . E O . 0 ! v . f i I T E ( 2 0 . 2 1 C L 0 C K , J
2 F C R M A T ( I H  , ' N C  S k A F F I N G  U S s O ' . '  T I M E = • . F R . 2 , • DUE « . I b )
I F I x . E C . J 1 R F T L P N  
I F ( L C U E  . L E . 1 ) RETURN
C
C ♦ *  NC A S S » A P  JOB TC E MF T Y  CUE 
C
N C U E ( J I = N G U E ( J I M  
J O H N C = C C O N T S ( N C L c ( K > . X )  
i r ( C F H U C . E O . Y ( S I * R I T E ( 2 0 . 6  I J C B N O . N C U E ( K I . K  
6  F C l R M A T d H  , • J C r • . I b . 1 N C U E • .  I 6  .  • K • . I B  1
N C U E ( K l =  N U U C ( K ) - 1  
OC G N T  S ( I  . J I = J C I - NC  
I F ( J C U N C . E O . C I r t R I  ( E ( 2 G . 5 I C L C C K . J . K  
t F ( j c n N C . c c . c i * r .  i T t t s . s i C L O C x . j . K  
5  F O F M A T U H  . ' N C  J C M TC S A A P - E . A R ( J R - • ,  F R  .  2 , • 1 NT 0  C * .  1 4 .  " F R O M  ' .  1 4 )
I F ( J C M N C  . E Q  .  C ) S T O P
C
C * * *  C R E A T F E  THE S E R V I C E  OEPT  . T I M E  
C
CAL L  S E R V E ( J C E N G I  .
CS T ( J I = S T +CL C C K 
P C S T ( J I = C 3 T ( J I  
T I M C T ( J C O N C ) = C S T ( J I 
O C C N T S ( I . J I =0  
NCUE ( J I  = N C U E ( J l - l
I F I C E B U G . E O  . Y E S  l * R I T E ( 2 0 . 3 I C L O C K . K . J
3 F C R V A T I 1 H  , ' J C E  S » A F F E U - T I  M E • . F 9  . 2  , • FRGM C * . I 6 , * T 0  * . 1 6 1
RETURN
ENO
S U B R O U T I N E  M E M C C N ( M . N )
C
C * * *  T H I S  SUI JRCUT I N F  COMPUTES MEMORY C O N T E N T I O N  F A C T O R S  F O R  S E R V E R S
C * * ♦  R ANO R FR I ME ARE EQUAL TC . A S  FOE P O P - l l / A O ' S
C • * *  T h E  F ACTOR M O D I F I E S  THE SERVCR MEANS
C
D I M E N S I O N  M ( 2  CI
C C M M C N / M F M C R Y / I E L O C K . K C G R E . M C O R E . A V C O M E . M O U E . M E M O . M I  
C C M m C A / C C N T / R . R P R I M E . A N S . T F A C T . F M  
REAL M
C F E N ( U N I T  = 1 . C E V I C E = , 0 S K , . F I L E  = M N P U T . D A T * )




























RE £ U ( 1 . « ) R . R F R I M E . T M [ N , N G A N K
* * * *  WN E CUAL S  THE N O • CF BANKS
8 AN K = NU A NK  
C GR E - H C C R E
F M = ( CORE + 1 b . 0 1 / B A N K
MM=FM
I F ( F M . N E . M M ) W M = W M + 1  
F W = W M 
F N=N
T E R M 3 = 1 . O / F M  
TERM1 = (1 . U - f i  1 
T E R M2 = F  M/ R
* * *  F I N C  THE F A C T OR S  FOR THE C O N T E N T I O N -  USE E C K H O U S E ' S  ANO
* »  .  • N E L S O N ' S  F . CL AT I ON
T M I N = N - 1  
T F A C T s T M I N  
OC 2 1 = I . 1 OC 1
TF ACT = T F A C T ♦ . 0 0 1
X = T F A C r - T F . R M 2 « ( 1 . 0 - ( 1 . 0 - T E R M 3 « < 1 . 0 - < T F A C T / F M « T E P M l ) ) » * r - M  
I F ( X . L E . . J OS .  A N C . X . C T . - . U O S 1 G O  TO 2 0  
CON T I N L E  
W R I T C ( 5 . S >
F C F M A T ( I F  . 2 X . ' E R P C R  I N MEMORY F A C T O R ' !
STOP
F S F  = N
F A C T s T F A C T / F S F
OC 1 I = 1 . N  
M( I ) = M (  I ) ♦ (  1 . 0 / F A C T )
C O N T I N U E
RE T URN  
ENO
S U O R O U T I N E  C H E C K I A R . M . M
* * *  T H I S  ' C O R O U T I N E  CHECKS TO SEE I F  THE S Y S T E M  I S  U N S T A B L E  
« * *  BY S E E I N G  I F  " R C " .  T R A F F I C  I N T E N S I T Y  I S  L E S S  T H A N  ONE
D I M E N S I O N  MI  2 01  
REAL M 
DO 1 I = 1 . N  
S U M M s S U M M t M ( I )
1 C O N T I N U E
c
FN = N
A V S = S U M M / F N
c
r o = < i . o / a r i * ( a v s / f n i
c
I F ( R C . L E . . S 5 ) R E T L R N
WR I T E ( S . 2 1 RC 
W R I T F ( 2 0 . 2 1 RC
2 FORMAT ( I H  , ' k A R N I N G  - S Y S T E M  P O S S I O L Y  U N S T A B L E —RO E CU ALS • , F <3 .  3 )
M:  1 Uk N 
fc NO
SAMPLE INPUT AND OUTPUT REPORTS
153
CC YGL  A l S b  TO FiUN A T R A C E ?
N
M A X I M U M CORE  FCR T HE  S Y S T E M  ?
2 St
MAX .  S I Z F  F C R  F R C G F A M  I N  K ?8
■ C H E L A T I N G  S Y S T E M  C V F .  I N  D E C I M A L  . 10
CC Y C L  WANT TC U S E  MEMORY C O N T E N T  I O N  ? 
YE S
I F  THE A R R I V A L S  ARE F I X E D  I N T E R R V A L  E N T E R  I . A . T .4 d
R E A C I N I N C .  CF S E R V E R S , M A X . T  I M E ,  I N T E R  A R R V L  T I M E  
4 2 2 S C C C  C 4
FCR EACH S E R V E R  R E A D  I N : D I S T R  I GUT  I ON T Y P E .  ME A N ,  
OI S T F i  I H L T I C N  T Y P E S  AR £  ; 1 = £ x P C , 2 = NOR M AL , 3 = UN I  FORM 
2 3 6 1
2 3 o  1 
2 2 6  1 
2 3 6 1
S C H E D U L E R  
S T D D E V .
m u l t  t O A N N r i .  o u f u i n g  m o d e l
l I T  «  .  " . l . L N M A f .  T H  1 0  7  7
T H E  O A T E  C F  T H I S  R U N  2 9 - 0 T - 7 7
I N P U T  S P E C I F ( C A T  t C N S
T H E  N U P I J 6 K  C F  C H A N N E L S  4
T H E  S C F l l ) L L f . P  C H C S E N  4
T h E  A H M V A L  m a t e  T O  T h e  S Y S T E M  0 . 0 2  I  4 6 . 0 0 )  
T h E  L E N G T H  C F  T H E  f i U N l T l v G  U N I T S )  1 4 4 * 0 . 0 0
C H A N N E L  S P E C I F I C A T I O N S
D I S T R I B U T I O N  T Y P E  m £ A N  S T 4 N 0 .  O E V .
N C P » A L  3 7 . 5 1  1 . 0 0
N C N H A L  J 7 . 5 3  1 . 0 0NCfiML 37.01 1.00
N C F F A L  2 7 . S 3  1 . 0 0
WCOEL RESULTS
b t S T T M  L T I M / A T I C N  1 7 . 1 0  P L H C E N  f  
hi A N  I  I .  l l  t o  T  I  M e ;  1 7 . 0 0
M A X .  f L O w  T I M E  3 0 . 9 7
A Y f S .  U U L L r  L E N G T H  0 . 0 0
a v f h .  cn«s u s e u ( k )  ;*4.uo 
A V E F .  H f « r n v  C U c U E  l e n g t h  o . o o  
T C  r  A i .  C C R F .  2 5 f t
N F M C n r  C C N T J N M C N  F A C T  O i l  3 . 0 3 7  
C  A N D  i ; e w i , V |  0  *  A  5  J . - S  
N C .  O f  H . U O
J C L '  * I I F  f a x ,  n . c *  T I M E  I  O B
A V E R .  * A ( T I N G  T  I  H E  0 . 0 0
T C T A L  N U H H l - ' R  C F  J C H S  T H A T  « A ( T E C  0
T H E  M A N .  C L E U E  L E N G T H  0
J C B S  R E M A I N I N G  I N  T H E  Q U E S  A T  M A X •  T I M E  0 0 0 1
T C T A L  I C L C  T I M E  4 7 f o 5 . f l O  
I  C L  E  T I M E  T C P  C V J E U C  t  I S  1 4 4 1 S . 4 1
1  C L t  f i v e  ♦  C * i  C u E u E  2  I S  U 4 o 2 . 9 9
|  C L  L  T  I  m i . f i j r f  i l u e v E  3  I f .  t  4  o  I  t  •  4  ^
I D L E  T t v F  r o c  C U E U E  a  I f ,  4 4 7 5 . 9 2
A v n * .  s i . N v u . i :  r i M f c  1 7 . 5 d  n c .  c f  j g h s
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Appendix B: Simulation 
Model Results
de fin itions apply to the column headings in
________________________ Description______________
The in te ra rriva l time of tasks to the 
system (user supplied input).
The to ta l simulated time.
The average processor u t il iz a t io n .
(as a percentage, user time only)
The average flow time fo r a task.
The maximum flow time fo r a task.
The average length o f the processor queue.
The to ta l amount of physical memory in
system.
The average amount o f memory used during 
the simulation run.
The bank size of the memory.
The memory contention factor.
The number o f tasks executed during the 
simulation run.
The average execution rate o f tasks by the 
system (per minute).
Note: A ll times are in seconds, memory in 1000's o f words, and Queue 


















8 17104 79 3194 6426 2.9 127 128 32 1.89 2 4.69
6 9154 . 2427 4890 5.9 - - - - - -
4 4708 - 1608 3288 - - - - - - 4.66
2 1926 - 803 1630 - - - - - - 4.74
1 881 . 401 813 - - - - - - 4.77
0.5 423 _ 200 407 - - - - - - 4.96
3 5178 47 961 2412 0.26 478 512 - 7.24 8 10.73
1.5 2331 79 623 1321 5.91 497 - - - - 18.17
0.75 829 - 309 660 6.51 - - - - - 18.30
3 6243 ;■> 824 2418 0.30 674 768 - 7.49 - 12.31
1.5 2496 71, 639 1383 5.71 733 - - - - 18.82
0.75 870 - 313 683 10.20 733 - - - - 19.02
3 7269 45 714 2418 0.25 319 1024 - 9.39 10 13.40
1.5 2295 65 460 1206 0.73 917 - - - - 19.06
'..75 966 79 318 714 10.40 941 - - - - 23.46
i 6735 45 843 2418 0.25 670 768 - 9.19 - 12.86
1.5 1911 52 495 1207 0.31 715 - - - - 14.88
0.75 927 79 313 690 7.87 733 - - - - 22.91
8 42872 56 2715 6433 0.33 243 256 - 3.67 4 6.38
6 13980 57 2234 4824 0133 248 - - - - 6.57
4 7188 73 1461 3212 3.17 252 - - - - 8.32
2 2368 79 807 1663 5 . 65 252 - - - - 9.17
1 977 . 405 833 6.39 - - - - - 9.33
0.5 447 - 201 415 - - - - - - 9.39
0.25 215 - 100 207 - • - - - - - 9.77
8 36896 56 2899 6440 0.32 186 192 - 3.55 - 6.20
6 12984 57 2238 4820 0.34 188 - - - - 6.30
4 5852 61 1611 3212 0.67 189 - - - - 6.80
2 2314 79 807 1650 4.34 190 - -■ - - 8.84
1 961 - 403 828 4.44 - - - - - 8.99
0.5 442 . 201 411 - - - - - - 9.22
72 14472 7 27 41 0.0 24 - - - - 0.83
60 14460 8 27 41 - - - - - - 1.00
48 14448 11 - - - - - - - - 1.25
36 14436 15 - 45 0.02 25 - - - - 1.67
24 14408 22 38 74 0.23 33 - - - - 2.50
12 14413 45 37 75 0.28 45 - - - - 5.00
6 12984 57 2238 4820 0.34 188 - - - - 6.30
8 27960 56 3046 6432 0.31 126 128 - 3.32 - 5.78
6 11634 56 2364 4821 0.32 127 - - - - 5.87
4 5384 59 1562 3216 0.35 127 - - - - 6.08
2 2094 68 784 1606 0.70 - - - - - 7.08
1 932 79 400 806 1.68 - - - - - 8.43
0.5 438 - 202 407 2.19 - - - - - 9.38
72 14472 7 29 43 0.0 24 - - - - 0.83
60 14460 9 29 44 - - - - - - 1.00
48 14448 12 29 44 - - - - - - 1.25
36 14436 16 30 52 0.03 25 - - - 1.67
24 14420 24 41 79 0.24 34 - - - - 2.50
12 14403 48 39 74 0.29 52 - - - - 5.00










































































72 14472 7 • 26 41 0.0 24 256 32 3.67 4 0.83 201
60 14460 8 - - - - - - - - 1.00 241
48 14448 11 27 - - - - - - - 1.25 301
36 14436 14 - - - - - - - - 1.67 401
24 14403 22 37 66 0.22 32 - • - - 2.50 601
12 14415 43 36 85 0.27 44 - - - - 5.00 1201
6 13980 57 2234 4824 0.33 248 - - - - 6.57 1530
72 14472 15 27 42 0.0 24 F* - 1.75 2 0.83 201
60 14460 18 27 42 - - - - - 1.00 241
48 14448 22 - - - - - - - - 1.25 301
36 14436 31 28 47 0.04 25 - - - - 1.67 401
24 14410 46 38 72 0.46 33 - ■ - - 2.50 601
12 69468 78 4885 9650 i Tl 64 • - - - 4.31 4988
6 8418 79 2402 4828 l . r'5 - - - - - 4.29 602
72 14472 15 26 41 0.0 24 96 - 1.84 - 0.83 201
60 14460 17 26 41 - - - - - - 1.00 241
48 14448 22 27 41 - - - - - - 1.25 301
36 14436 29 27 41 - - - - - - 1.67 401
24 14403 43 36 63 0.44 32 - - - - 2.50 601
12 96552 78 4903 9643 1.01 96 - - - - 4.50 7245
6 8790 79 2407 4827 1.34 - - - - - 4.53 664
72 14472 14 26 40 0.0 24 128 - 1.88 2 0.83 201
60 14460 17 26 40 - - - - - - 1.00 241
48 14448 21 26 40 - - - - ' - - 1.25 301
36 14436 39 26 41 0.02 24.2 - - - - 1.67 401
24 14401 43 36 72 0.43 32 - - - - 2.50 601
12 14390 64 40 80 0.46 71 . - - - 5.00 905
72 14472 10 29 43 0.0 24 96 - 2.54 3 0.83 201
60 14460 12 28 43 0.0 - - - - - 1.00 241
48 14448 16 29 43 - - - - - - 1.25 301
36 14436 20 29 43 •;0.01 25 - - - - 1.67 401
24 14417 31 41 77 0.31 34 . - - - - 2.50 601
12 14401 63 40 82 0.45 70 - - - - 5.00 1201
6 10518 69 2393 4824 0.50 96 - - - - 5.43 952
72 14472 10 27 42 0.0 24 128 - 2.66 - 0.83 201
60 14460 12 - - - - • - - 1.00 241
48 14448 15 _ - - - - - - - 1.25 301
36 14436 20 - - - 25 - - - - 1.67 401
24 14409 30 38 75 0.30 33 - - - - 2.50 601
12 14421 60 38 88 0.43 57 - - - - 5.00 1201
6 11664 70 2363 4818 0.51 127 - - - - 5.88 1143
72 14472 9 26 40 0.0 24 192 - 2.77 - 0.83 201
60 14460 11 • - - - - - - - 1.00 241
48 14448 14 - 41 - - - - - - 1.25 301
36 14436 19 - - - - - - - - 1.67 401
24 14402 29 37 68 0.29 32 - - - - 2.50 601
12 14422 37 36 89 0.41 51 - - - - 5.00 1201




















8 28520 67 3049 6432 0.49 189 192 32 2.77 3 5.83 2765
6 12060 69 2345 4824 ' 0.50 - - - - - 6.02 1210
4 6032 79 1625 3224 5.3 - - - - - 7.03 707
2 2130 - 808 1658 6.2 190 - - - - 6.99 248
8 15144 79 3227 6440 1.01 64 64 - . 1.75 2 4.33 1042
6 8418 - 2402 4824 1.05 - - - - - 4.29 602
4 4504 - 1597 3224 1.01 - - - - - 4.33 325
8 16304 79 3217 6429 1.01 96 96 - 1.84 - 4.55 1237
6 8790 - 2407 4827 1.34 - - - - - 4.53 664
4 4608 - 1593 3220 2.23 - - - - - 4.57 351
72 14472 27 24 38 0.0 24 32 - 0.0 1 0.83 201
60 • 14460 32 24 38 - - - - - 1.00 241
36 14436 54 24 38 - - - - - - 1.67 401
24 22500 79 202 563 0.99 32 - - - - 2.49 9355
12 19080 80 4812 9612 1.0 - - - - - 2.48 790
6 6396 80 2401 4806 1.0 - - - - - 2.50 266
72 14422 27 24 39 0.0 24 96 - - - 0.83 201
60 14460 32 24 39 - . - - - - 1.00 241
48 14448 40 24 39 - - - - - - 1.25 301
36 14436 54 24 39 - - - - - - 1.67 401
24 22500 79 202 563 6.19 74 - - - - 2.49 9355
12 19320 80 4848 9708 8.95 95 - - - - 2.49 802
6 6462 80 2408 4854 - 96 - - - - 2.50 269
72 14472 27 24 39 0.0 24 64 - - - 0.83 201
60 14460 32 24 39 - - - - - - 1.00 241
48 14448 41 24 39 - - - - - - 1.25 301
36 14436 54 24 39 - - - - - - 1.67 401
24 22500 79 202 563 4.19 57 - - - - 2.49 9355
12 19212 80 4833 9660 4.98 64 - - - - 2.50 797
6 6432 80 2406 4830 4.99 64 - - - - 2.50 268
72 14472 2 . 25 40 0.0 24 512 - 7.62 8 0.83 201
60 14460 3 25 40 - - - - - - 1.00 241
48 14448 4 26 40 - - - - - - 1.25 301
36 14436 6 26 40 - - - - - - 1.67 401
24 14400 10 34 69 0.1 '  32 - - - - 2.50 601
12 14413 20 34 73 0.13 43 - - - - 5.00 1201
6 14406 42 36 78 0.24 239 - - - - 9.99 2398
72 14472 2 25 39 0.0 24 768 - 7.75 - 0.83 201
60 14460 3 25 39 0.0 24 - - - - 1.00 241
48 14448 4 25 39 - - - - - - 1.25 301
36 14436 6 25 39 - - - - - - 1.67 401
24 14424 10 34 68 0.1 31 - - - - 2.50 601
12 14413 20 34 71 0.13 43 - - - - 5.00 1201
6 ' 14402 42 34 71 0.24 227 - - - - 10.00 2400
72 14472 2 25 39 0.0 24 1024 - 7.81 - 0.83 201
60 14460 3 25 39 •- . - - - - 1.00 241
48 14448 4 25 39 - - - - - - 1.25 301
36 14436 6 25 39 - 24 - - - - 1.67 401
24 14424 10 34 65 0.1 32 - - - - 2.50 601
12 14412 20 34 71 0.13 42 - - - - 5.0 1201






















60 14460 2 25 40 0.0 24 512 32 9.39 10 1.00 241
48 14448 3 25 40 - - - - - - 1.25 301
36 14436 5 26 41 - - - - - - 1.67 401
24 14401 8 36 68 0.1 32 - - - - 2.50 601
12 14414 18 35 74 0.11 43 - - - - 5.00 1201
6 14408 36 36 78 0.19 124 - - - - 9.99 2400
3 5949 42 870 2416 0.22 459 - - - - 11.92 1182
60 14460 2 25 40 0 .0 24 - - - - 1.00 241
48 14448 3 25 40 - - - - - - 1.25 301
36 14436 5 25 40 0 .0 - - - — - 1.67 401
24 14424 8 34 66 0.1 32 - - - - 2.50 601
12 14413 17 34 72 0.11 42 - - - - 5.00 1201
6 14406 35 34 78 0.20 104 - - - - 9.99 2399
3 6996 46 735 2415 0.24 648 - - - - 13.14 1532
60 14460 2 25 39 0.0 24 1024 - 9.70 10 1.00 241
48 14448 3 25 39 - - - - - - 1.25 301
36 14436 5 25 39 - - - - - - 1.67 401
24 14424 8 33 65 0.1 31 - - - - 2.50 601
12. 14413 17 34 72 0.11 43 - - - - 5.00 1201
6 14408 35 34 93 0.20 112 - - - - 9.99 2400
3 8202 50 68 2414 0.26 830 - - - - 14.14 1935
6 15768 40 2030 4824 0.22 183 192 - 5.43 6 6.96 1828
3 4143 50 1145 2412 0.28 189 - - - - 8.40 580
1.5 1590 58 577 1207 0.37 190 - - - - 9.81 260
3 3BG4 44 1114 2412 0.24 251 256 - 5.58 - 7.58 488
1.5 1657 64 568 1208 0.89 252 - - - - 11.04 305
3 4398 53 1089 2412 0.31 370 384 - 5.45 - 9.07 665
1.5 1905 79 611 1279 5.50 375 - - - - 13.80 438
8 23712 69 3246 6432 0.46 96 96 - 2.54 3 5.48 2164
6 10518 69 2393 4824 0.48 - - - - - 5.43 952
4 5096 71 1579 3216 0.53 - - - - - 5.57 473
8 25280 67 3123 6423 0.48 127 128 - 2.66 - 5.60 2360
6 11664 71 2363 4818 0.51 - - - - - 5.88 1143
4 5388 74 1564 3212 1.87 - - - - - 6.09 547
161
CPU Bound Tasks
Tota l Mean Max. Aver. Aver. Total No. Exec. Tasks
I AT Time U til. F F Q .. Core Core Bank T of PCS. Rate Run
72 14472 2 37 39 ' 0.0 24 1024 32 9.70 10 0.83 201
60 14460 3 37 39 - - - - - - 1.00 241
48 14448 5 37 39 - - - - - - 1.25 301
32 16334 9 54 77- 0.1 34 . - - - 1.88 511
24 14424 12 50 77 - 37 - - - - 2.50 600
12 14400 26 49 66 0.14 55 - - - - 5.00 1200
6 27912 43 1257 4836 0.23 814 - - - - 8.28 3851
3 5457 58 812 2418 0.33 863 - . - - 11.19 1018
1.5 2298 89 646 1429 10.3 941 - - - - 16.24 622
72 14472 2 37 39 0.0 24 768 - 9.60 - 0.83 201
60 14460 3 37 39 - - - - - 1.00 241
48 14448 5 37 39 - - - - - - - 1.25 301
32 16331 9 54 76 0.1 34 . - - - 1.88 511
24 14403 12 50 76 - 37 - - - - 2.50 601
12 14413 26 50 90 0.15 55 - - - • 5.00 1201
6 19008 39 1557 4830 0.20 661 - - - - 7.47 2368
3 4893 53 895 2418 0.30 687 - - - 10.18 830
1.5 2212 89 634 1371 7.59 734 - - - - 16.10 596
72 14472 2 38 40 0.0 24 - - - - 0.83 201
60 14460 4 38 40 - - - . . - 1.00 241
48 14448 5 38 40 - - - - - - 1.25 301
32 17312 9 55 81 0.1 34 - - - - 1.87 540
24 14405 13 52 72 - 37 - - - - 2.50 601
12 14414 27 52 94 0.16 56 - - . - 5.00 1201
6 14370 36 1909 4830 0.26 46e - . - . 6.66 1595
3 4695 52 1028 2424 4.93 483 - - - - 9.76 764
1.5 2101 89 626' 1323 5.02 498 - - - - 15.73 551
72 14472 4 37 40 0.0 24 512 - 9.39 - 0.83 201
60 14460 5 37 40 - - * - - - 1.00 241
48 14448 7 37 40 - - - - - - 1.25 301
32 16325 12 54 76 0.12 34 . - . - 1.88 511
24 14414 16 51 75 - 37 - - . . 2.50 601
12 14413 33 51 92 0.20 56 - . . - 5.00 1201
6 16980 48 1787 4830 0.23 402 . - - - 7.17 2030
3 4002 53 1048 2415 0.27 487 - - . - 8.01 534
1.5 1879 89 622 1312 - 497 . . . - 12.77 400
72 14472 4 37 40 0.0 24 - - 7.62 8 0.83 201
60 14460 5 37 40 - - - - - - 1.00 241
48 14448 7 37 40 - - - - - - 1.25 301
32 16325 12 54 76 0.12 34 . - - - 1.88 511
24 14414 16 51 75 - 37 - . . - 2.50 601
12 14413 33 51 92 0.20 56 - - - 5.00 1201
6 • 16980 48 1787 4830 0.23 482 - - - - 7.17 2030
3 4002 53 1048 2415 0.27 487 - - - - 8.01 534
1.5 1879 89 622 1312 - 497 - - - - 12.77 400
72 14472 4 37 39 0.0 24 768 - 7.75 . 0.83 201
60 14460 5 37 39 0.0 - . . - - 1.00 241
48 14448 7 37 39 - - - . . - 1.25 301
32 16330 12 54 76 0.12 34 - - - . 1.88 511
24 14424 16 50 77 - - - - - - 2.50 600
162
CPU Bound Tasks
To ta l Mean Max. Aver. Aver. Total No. Exec. Tasks
I AT Time U t i l . r F Q Core Core Bank T of PCS. Rate Run
12 14412 32 49 88 0.18 55 768 32 7.75 8 5.00 1201
6 17238 50 1638 4830 0.22 660 - - - - 7.22 2073
3 4314 58 986 2415 0.31 709 - - - - 12.96 638
72 14472 4 36 39 0.0 24 1024 - - - 0.83 201
60 14460 5 ■ 36 39 - - ■ ■ - - 1.00 241
48 14448 7 36 39 - - - - - - 1.25 301
32 15361 12 53 75 0.12 34 - - - - 1.88 481
24 14424 16 50 76 - 37 ■ - - - 2.50 600
12 14412 37 49 65 0.18 54 - - - - 5.00 1201
6 19116 48 1295 4818 0.24 e32 • • . 7.49 2386
3 4626 62 2415 0.33 901 - - - - 9.61 741
1.5 2041 84 642 1419 13.4 940 - • - - 13.14 447
3 4974 89 1250 2619 8.5 496 512 - 5.80 6 9.72 806
1.5 1696 89 617 1323 9.0 - - - - - 9.76 276
3 4818 - 1235 2607 6.0 376 384 - 5.73 • 9.59 770
1.5 i656 - 613 1281 6.5 - - . - - 9.60 265
3 4017 73 1117 2415 1.43 252 256 ■ 5.58 - 8.05 539
1.5 1612 89 611 1249 3.87 - - - - - 9.49 255
3 3465 57 1156 2412 0.32 190 192 - 5.43 - 6.13 354
1.5 1524 78 592 1209 1.2 •- - - - . 8.50 216
72 14472 10 36 39 0.0 24 512 - 3.92 4 0.83 201
60 14460 12 36 39 - - - - - - 1.00 241
48 14448 16 36 39 ■ - - - - - 1.25 301
32 15375 24 53 74 0.25 34 - - - - 1.88 481
24 14413 32 50 75 . 37 - - - 2.50 601
12 14400 64 52 89 0.44 106 - - - . 5.00 1200
6 10674 71 2141 4821 0.37 490 - . - - 5.50 979
72 14472 10 37 39 0.0 24 384 - 3.89 . 0.83 201
60 14460 13 37 39 - - - - - - 1.00 241
48 14448 16 37 39 - - - - - - 1.25 301
32 16330 24 53 75 0.25 34 - - - - 1.88 511
24 14424 32 50 76 - 37 . - . - 2.50 600
12 14412 65 52 91 0.43 114 - - - . 5.00 1200
6 10482 71 2198 4818 0.39 372 - - - - 5.42 947
72 14472 10 37 39 0.0 24 256 - 3.83 . 0.83 201
60 14460 13 37 39 - - - - - - 1.00 241
48 14448 16 37 39 - - - . _ _ 1.25 301
32 16331 25 54 76 0.25 32 - ■ - - 1.B8 511
24 14403 33 51 76 - 37 - - - . 2.50 601
12 14426 66 54 100 0.46 176 - - - - 5.00 1200
6 10152 70 2230 4824 0.62 251 - - - - 5.27 892
3 3639 89 1219 2517 6.4 252 - - - - 6.40 388
72 14472 10 38 40 0.0 24 192 - 3.78 - 0.83 201
60 14460 13 38 40 - - - - - - 1.00 241
48 14448 16 38 40 - - - - - - 1.25 301
32 17283 25 55 77 0.25 34 - - - . 1.88 541
24 14401 34 52 71 - 37 - - _ _ 2.50 601
12 8010 65 58 77 0.60 151 . - - _ 5.00 1200
6 7012 72 1610 4824 6.2 180 - - - - 5.30 840
CPU Bound Tasks
163
Tota l Mean Max. Aver. Aver. Total No. Exec. Tasks
IAT Time utn. F F Q Core Core Bank T of Pcs. Rate Run
l 72 14472 22 37 39 0.0 24 128 32 1.94 2 0.83 201
60 14460 26 37 '39 • - - - - - 1.00 241
48 14448 33 37 39 - - - - - - 1.25 301
32 16344 49 54 76 0.5 34 - - - - 1.88 511
Si! 24 14424 66 51 77 - 37 - - - - 2.50 600
12 27660 89 4865 9809 5.96 127 - - - - 3.24 1494
6 7194 89 2416 4878 - - - ■ - - 3.24 388
Vv 72 14472 22 37 39 0.0 24 96 - 1.92 - 0.83 201
•y: 60 14460 26 37 39 - - - - - - 1.00 241
U 48 ’ 14448 33 37 39 . - - - - - 1.25 301
Ir t 32 16331 50 54 77 0.5 34 - - - - 1.88 511
24 14414 66 51 77 - 37 ■ - - - 2.50 601
12 26832 89 4800 9040 1.34 96 - • - - 3.21 1435
6 7122 89 2411 4854 3.98 96 - - - - 3.20 380
72 14472 22 38 40 0.0 24 64 - 1.88 - 0.83 201
w 60 14460 27 38 40 - - - - - - 1.00 241
48 14448 34 38 40 - - - - - - 1.25 301
3 32 17284 51 55 77 0.5 34 - - - - 1.88 541
24 14424 68 52 72 0.5 37 - - - - 2.50 600
§ 12 25764 89 4803 9660 1.0 64 - - - - 3.13 13466 7026 89 2406 4824 1.25 64 - - - - 3.16 370
*» 72 14472 10 37 39 0.0 24 512 - 3.83 4 0.83 201
60 14460 13 37 40 - - - - - - 1.00 241
48 14448 16 37 40 - - - - - - 1.25 301
32 16341 25 54 77 0.25 34 - - - - 1.88 511
24 14414 33 51 75 - 37 - - - - 2.50 601
£/ 12 14416 66 53 94 0.44 139 - - - . 4.99 1200
6 14256 85 2374 5052 5.90 496 - - - . 6.54 1554
72 14472 16 39 41 0.0 24 96 - 2.76 3 0.83 201
60 14460 20 39 41 0.0 24 - - - - 1.00 241
$ 48 14448 24 39 41 - - - - - - 1.25 301
%
36 18741 32 57 S O 0.33 33 - - - - 1.67 521
24 14416 48 54 73 - - - - - - 2.50 601
12 33980 89- 4064 8038 0.34 96 - - - - 4.59 2598
.4-' 6 8964 89 2402 4824 0.44 96 . - - - 4.65 694
72 14472 16 38 41 0.0 24 128 - 2.83 . 0.83 201
60 14460 19 38 41 - - - - - - 1.00 241
%< 48 14448 24 38 41 - - - . - . 1.25 301ty 36 17674 32 56 79 0.33 33 - - - - 1.67 471
u . 24 14415 48 52 70 - 37 - - - - 2.50 601
•;! 12 37130 89 4035 8040 0.35 127 • . - - 4.71 2913
6 9132 89 2405 4822 0.68 127 - - - - 4.74 694
72 14472 17 41 43 0.0 24 64 - 2.63 - 0.83 201
60 14460 20 41 43 - - - - - - 1.00 241
i ' i 48 14448 25 41 43 - - - - - - 1.25 301
5 36 21986 34 60 83 0.33 34 - - - - 1.67 611
r-j 24 17295 51 58 79 0.33 40 - - - . 2.50 721
f j 12 76092 89 4854 9643 0.34 64 - - - . 4.37 5541
;'g 6 8400 89 2445 4824 0.37 64 - . - _ 4.29 600
[/; 3 2997 82 1202 2409 0.49 64 - - - - 3.98 199
164
CPU Bound Tasks
To ta l Mean Max. Aver. Aver. To ta l No. Exec. Tasks
I AT Time U til . F F q Core Core Bank T of Pcs. Rate Run
72 14472 12 39 42 ’ 0.0 24 128 32 3.65 4 0.83 201
60 14460 14 39 42 - - - - - - 1.00 241
48 14448 18 39 42 - - - - - - 1.25 301
32 19232 28 57 80 0.25 35 - - - . 1.87 600
24 14407 37 55 75 - 38 - - - - 2.50 601
12 14402 74 55 106 0.42 97 - - - - 5.00 1200
6 8916 68 2328 4824 0.35 127 - - - . 4.62 686
3 3252 77 1187 2412 0.63 127 - . - - 5.22 283
72 1008 3 38 41 0.0 24 256 - 5.58 6 0.83 14
60 1020 5 38 41 - - - - - - 1.00 17
48 1008 7 38 41 - - - - . - 1.25 21
32 17328 18 55 79 0.17 34 - . - - 1.88 542
24 13263 24 53 71 - 37 - - - - 2.50 553
12 13980 48 56 96 0.31 58 - - - - 4.99 1163
6 11868 57 2267 4830 0.23 250 - - - - 5.96 1178
72 1008 3 39 42 0.0 24 - - 7.21 8 0.83 14
60 1020 5 39 42 - - - - - - 1.00 17
48 1008 7 39 42 - - - - - - 1.25 21
32 19261 13 57 82 0.12 35 - . . - 1.88 602
24 15400 18 55 77 - 38 - - • - 2.50 642
12 13614 37 57 100 0.22 58 . . . - 5.00 1134
6 17478 54 1968 4830 0.23 249 - - . - 7.25 2113
72 1008 1 38 40 0.0 24 512 - 9.39 10 0.83 14
60 1020 2 38 40 - - • - - - 1.00 17
48 1008 3 38 40 - - - - - - 1»2S 21
32 17314 10 55 81 0.1 34 - - - - 1.88 542
24 12528 14 52 72 - 37 - - - - 2.50 521
12 9648 28 52 94 0.16 57 - - - - 4.99 803
6 14370 38 1909 4830 0.16 468 - - - - 6.66 1595
72 1008 3 37 39 0.0 24 768 - 9.60 . 0.83 14
60 1020 4 37 39 - - - - - - 1.00 17
48 1008 5 37 39 - - - . . - 1.25 21
32 16407 10 54 69 0.1 34 - - - - 1.88 513
24 11796 13 50 75 - 37 - - _ . 2.50 492
12 7488 27 50 90 0.15 55 - - - - 4.99 623
6 5328 55 51 102 0.28 386 - • • - 9.97 885
72 1008 3 36 39 0.0 24 1024 _ 9.70 - 0.83 14
60 1020 4 36 39 - - - - . _ 1.00 17
48 1008 5 37 39 - - - - - . 1.25 21
32 16372 10 54 77 0.1 34 - - . _ 1.88 512
24 11088 13 50 76 0.1 37 - _ . 2.49 461
12 7127 27 49 65 0.14 55 - . - - 5.00 594
6 5322 55 51 71 0.28 331 - - - - 9.98 885
72 1008 48 35 38 0 . 0 . 24 32 _ 0.0 1 0.83 14
60 1020 56 35 38 - - . 1.00 17
48 1008 70 35 38 - - - _ 1.25 2132 150000 90 3367 16713 1.0 32 . - _  ■ 1.67 4167
24 57648 90 9628 19274 1.0 - • _ 1.67 160712 14400 90 2403 4806 - - - . _ 1.67 400




















72 1008 48 35 38 . 0.0 24 64 32 0.0 1 0.83 14
60 1020 56 35 38 - - - - - 1.00 17
48 1008 70 35 38 - - - - - 1.25 21
32 150000 90 8360 16713 5.0 64 - - - 1.67 4167
24 57936 90 9660 19320 . - - - - 1.67 1610
12 14472 90 4814 9660 - - - - - 1.67 402
6 5790 90 2400 4830 - - - - - 1.67 161
72 1008 3 37 39 0.0 24 384 5.73 6 0.83 14
60 1020 5 37 39 - - - - - 1.00 17
48 1008 7 37 39 - - - - - 1.25 21
32 16370 17 54 76 0.17 34 - - - 1.88 512
24 11809 23 51 75 0.16 37 - - - 2.50 493
12 7849 46 50 91 0.25 56 - - - 5.00 654
6 12666 58 2154 4330 0.25 366 - - - 6.21 1311
72 1008 3 38 40 0.0 24 - 7.49 8 0.83 14
60 1020 5 38 40 - - - - - 1.00 17
48 1008 7 38 40 - - - - - 1.25 21
32 17314 13 55 79 0.12 34 - - - 1.88 542
24 12552 17 52 72 - 37 - - - 2.50 522
12 12180 36 54 94 0.22 57 - - - 4.99 1013
6 13344 46 2042 4830 0.19 360 - - - 6.40 1424
72 1008 3 37 40 0.0 24 512 7.62 - 0.83 14
60 1020 5 37 40 - - - - - 1.00 17
48 1008 7 37 40 - - - - - 1.25 21
32 16363 13 54 76 0.12 34 - - - 1.88 512
24 11821 17 51 70 - 37 - - - 2.50 493
12 9648 34 51 92 0.20 56 - - - 4.99 803
6 16980 50 1787 4830 0.23 482 - - - 7.17 2030
72 1008 3 39 41 0.0 24 192 5.43 6 0.83 14
60 1020 5 39 41 - - - - - 1.00 17
48 1008 7 39 41 - - - - - 1.25 21
32 19260 18 57 82 0.17 34 - - - 1.88 602
24 14704 24 55 74 - - - - - 2.50 613
12 15051 49 58 99 0.31 38 - - - 5.00 1254
6 11286 56 2252 4830 0.23 188 - - - 5.75 1C81
3 4017 78 1117 2415 1.43 252 256 5.58 - 8.05 539
1.5 1612 89 611 1249 3.87 - - - - 9.49 255
3 3699 52 1116 2415 0.26 251 - 7.21 8 7.02 433
1.5 1587 72 573 1207 0.91 252 - - - 9.75 258
3 4695 55 1028 2424 0.26 483 512 9.39 10 9.76 764
1.5 2101 89 626 1323 4.93 498 - - - 15.73 551
3 4893 57 895 2418 0.30 687 768 9.60 - 10.18 830
1.5 2212 89 634 1271 7.59 734 - - - 16.16 596
3 5457 62 812 2418 0.33 363 1024 9.70 - 11.19 1018
1.5 2298 89 646 1429 10.3 941 - - - 16.24 622
3 4818 89 1’ 35 2607 6.01 376 384 5.73 6 9.59 770
1.5 1656 89 613 1281 6.5 375 384 32 5.73 6 9.60 265
3 3891 55 1072. 2415 0.25 371 384 7.49 8 7.66 497
1.5 1831 89 618 1278 4.63 376 - - - 12.58 384
3 3639 89 1219 2517 6.40 252 256 3.83 4 . 6.40 388
3 4002 56 1048 2415 0.27 487 512 7.62 8 8.01 534
3 3735 89 1228 2576 10.02 375 384 3.89 4 6.49 404
1.5 1507 89 607 1270 - - - - - 6.53 164
48 14448 17 32 39 0 .0 24 - - - 1.25 301
32 16330 26 53 75 0.25 34 - - - 1.88 511
24 14424 34 50 77 0.25 37 - - - 2.50 600
12 14412 69 52 91 0.43 114 - - - 5.00 1200
6 10482 75 2198 4818 0.39 372 - - - 5.42 947
3 3639 89 1219 2517 6.40 252 256 3.83 4 6.40 388
1.5 1477 - 607 1251 - - - - - 6.50 160
48 14448 17 38 40 0.0 24 - - - 1.25 301
32 16331 26 55 76 0.25 34 - - - 1.88 511
24 14403 35 51 76 - - - - - 2.50 601
12 14426 70 55 100 0.46 37 - - - 4.99 1200
6 10152 74 2230 4824 0.63 252 - - - 5.27 892
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Real-Time Tasks
Total Mean Max. Aver. Aver. Total No. Exec. Tasks
I AT Time U til. F F 0 Core Core Sank T of PCS. Rate Run
8 14408 4 2.1 3 0.0 24 256 32 5.58 6 7.50 1801
6 14406 5 - 3 - - - - - - 10.00 2401
4 14404 8 - - -• - - - - - 15.00 3601
2 14400 15 3.0 5 0.16 32 - - - - 30.00 7201
1 9998 30 2.9 5 0.18 44 - - - - 60.00 9999
0.5 1838 48 151 401 0.23 244 - - - - 93.80 2875
0.25 368 56 93 201 0.28 251 - - - - 109.70 674
8 14408 2 2 3 0.0 24 512 - 9.39 10 7.50 1801
6 14406 3 2 3 - - - - - - 10.00 2401
4 14404 5 2 3 - - - - - - 15.00 3601
2 14401 9 3 5 0.09 32 - - - - 30.00 7201
1 9998 18 3 6 0.11 43 - - - - 60.00 9999
0.5 4999 .36 6 69 0.19 308 - - - - 118.40 9866
0.25 539 45 77 202 0.23 473 - - - - 150.90 1356
8 14408 2 2 3 0.0 24 768 - 9.60 - 7.50 1801
6 14406 3 2 3 - - - - - - 10.00 2401
4 14404 4 2 3 - - - - - - 15.00 3601
2 14401 9 3 5 0.09 32 - - - - 30.00 7201
1 9998 18 3 5 0.11 43 - - - - 60.00 9999
0.5 4999 36 3 6 0.19 239 - - - - 120.00 9993
0.25 531 46 70 201 0.24 672 - - - - 157.00 1525
8 14408 2 2 3 0.0 24 1024 - 9.70 - 7.50 1801
6 14406 3 2 3 - - - - - - 10.00 2401
4 14404 4 2 3 - - - - - - 15.00 3601
2 14401 9 3 6 0.09 32 - - - - 30.00 7201
1 9998 .17 3 5 0.11 43 - - - - 60.00 9999
0.5 4999 :35 3 7 0.18 235 - - - - 120.00 9993
0.25 646 48 64 201 0.25 844 - - - - 165.60 1784
8 14408 21 2 3 0.0 24 32 - 0.0 1 '7.50 1801
6 14405 28 2 3 - - - - - - ' 10.00 2401
4 14404 43 2 3 - - - - - - 15.00 3601
2 14400 84 9 22 0.99 32 - - - - 30.00 7201
1 1596 89 401 801 1.00 - - - - - 29.92 796
0.5 533 89 200 400 1.00 - - - - - 30.00 267
8 14408 21 2 3 0.0 24 64 - 0.0 - 7.50 1801
6 14406 28 2 3 - - - - - - 10.00 2401
4 14404 42 2 3 - - - - - - 15.00 3601
2 14400 84 9 22 3.4 51 - - - - 30.00 7201
1 1604 89 402 805 4.99 64 - - - - 29.93 800
8 14408 6 2 3 0.0 24 128 - 3.65 4 7.50 1801
6 14406 8 2 3 - - - - - - 10.00 2401
4 14404 13 2 3 - - - - - - 15.00 3601
2 14401 25 3 6 0.25 34 - - - - 30.00 7201
1 9998 51 3 6 0.26 46 - - - - 60.00 9998
0.5 991 61. 196 402 0.31 127 - - - - 71.6 1182
0.25 292 65 98 201 0.33 127 - - - - 75.76 369
8 14408 z 2 3 0.0 24 256 - 3.83 - 7.50" 1801
6 14406 7 2 3 - - - - - 10.00 2401
167
Real-Time Tasks
Total Mean Max. Aver. Aver. Total No. Exec. Tasks
IAT Time U til .  F F______ 0 Core Core Bank T of Pcs. Rate Run
4 14404 11 2 3 • 0.0
2 14400 22 3 5 0.23
1 9998 44 3 5 0.27
0.5 1370 63 178 401 0.33
0.25 387 84 100 201 4.46
8 14408 5 2 3 0.0
6 14406 7 2 3 -
4 14404 11 0 3 -
2 14400 22 t 5 0.22
1 9998 43 3 5 0.27
0.5 1477 63 170 401 0.34
8 14408 11 2 3 0.0
6 15 2 3 0.0
4 1440-1 23 2 3 -
2 14401 45 3 5 0.46
1 9998 84 369 747 1.01
0.5 748 89 200 402 1.03
8 14408 11 2 3 0.0
6 14406 15 2 3 -
4 14404 22 2 3 -
2 14400 44 3 5 0.45
1 9998 84 266 549 1.01
0.5 768 84 199 401 1.77
8 14408 3 2 3 0.0
6 14406 4 2 3 -
4 14404 6 2 3 -
2 14401 11 3 6 0.11
1 9998 22 3 6 0.13
0.5 4999 43 3 6 0.23
8 14408 11 2 3 0.0
6 14406 15 2 3 -
4 14404 22 2 3 -
2 14401 44 3 6 0.45
1 9998 84 219 459 1.01
0.5 783 85 202 402 5.15
8 14408 8 2 3 0.0
6 14406 10 2 3 -  -
4 14404 15 2 3 -
2 14401 31 3 6 0.31
1 9998 61 3 7 0.39
0.5 1019 75 99 200 0.52
8 14408 7 2 3 0.0
6 14406 10 2 3 -
4 14404 15 2 3 -
2 14401 30 3 5 0.31
1 9998 60 3 6 0.38
0.5 1079 75 198 402 1.46
24 256 32 3.83 4 15.00 3601
32 . - 30.00 7201
43 _ - 60.01 9999
248 . - 84.98 1941
252 . _ - 116.10 750
24 512 . 3.92 7.50 1801_ . 10.00 2401
_ |- _ 15 '.‘00 3601
31 _ 30.00 7201
43 . . 60.00 9999
477 _ . 87.50 2155
24 64 _ 1.88 7.50 1801_ _ _ 10.00 2401
_ _ _ 15.00 3601
32 _ . 30.00 7201
64 _ . - 55.55 9256
64 . . - 56.20 696
24 ' 96 . 1.92 7.50 1801_ . 10.00 2401
_ _ _ - 15.00 3601
32 _ _ - 30.00 7201
96 _ _ _ 56.70 9455_ - - 57.40 735
24 1024 . 7-.81 7.50 1801
_ _ . . 10.00 2401
_ . 15.00 3601
32 _ . - 30.00 7201
43 1 _ r 60.00 9998
516 . . - 120.00 9998
24 128 _ 1.94 7.50 1801
. _ 10.00 2401
_ - 15.00 3601
32 _ _ - 30.00 7201
127 _ . - 57.30 9543
127 _ _ . 58.60 766
24 96 - 2.76 7.50 1801
_ - 10.00 2401
_ _ - 15.00 3601
33 _ . . 30.00 7201
50 . - - 60.01 9999
96 . _ ■ 72.80 1237
24 128 - 2.83 7.50 1801
_ . - 10.00 2401
_ . - 15.00 3601
32 _ _ - 30.00 7201
47 _ - - 60.00 9999















































14408 7 2 3' 0.0 24 160 32 2.86 3
14406 10 2 3 - - - - - -
14404 15 2 3 - - - - - -
14400 30 3 5 0.31 32 - - - -
9998 60 3 6 0.38 43 - - - -
1099 75 196 402 0.46 158 - - - -
14408 4 2 3 0.0 24 384 - 5.73 6
14406 5 2 3 0.0 24 - - - -
14404 7 2 3 - - - - - -
14400 15 3 5 0.09 32 - - - -
9998 29 3 5 0.18 43 - - - -
2137 48 125 401 0.24 341 - - - -
14408 3 2 3 0.0 24 768 - 7.75 8
14406 4 2 3 - - - - - -
14404 5 2 3 - - - - - -
14400 11 3 6 0.11 32 - - - -
9998 22 3 6 0.13 43 • - - -
4999 42 35 282 0.21 521 - - - -
14408 3 2 3 0.0 24 512 - 7.62 -
14406 4 2 3 - - - - - -
14404 6 2 3 - - - - - -
14400 11 3 5 0.12 32 - - - -
9998 22 3 5 0.13 43 - - - -
3919 40 87 402 0.20 412 - - - -
14408 4 2 3 0.0 24 128 - 5.10 6
14406 6 2 3 - - - - - -
14404 8 2 3 - - - - - -
14401 17 3 6 0.16 34 - - - -
9998 33 3 6 0.18 45 - - - -
1274 46 175 402 0.22 126 - - - -
14408 4 2 3 0.0 24 192 - 5.43 -
14406 5 2 3 - - - - - -
14404 8 3 6 0.16 33 - - - -
14400 16 3 6 0.18 43 - - - -
9998 31 3 6 0.21 182 - - - -
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Control Task and Script Tasks
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c
C THIS TASK CANCEL.LS ALL OTHERS
C
COMMON /COMUNE/BLK , RUNT , IRON (3 0 )
DIMENSION TASKC30) rT(2)
BATA TASK/HRSAME! , 5RSAME2* SRSAME3»
15RSAMG4* 5RCAI1E&>5RSAME6>SRSAME7* 5RSAME8• 5RSAME9, 6R8AMEIQ , 
2SRREAL1»SRREAL21SRREAL3, 5RRGAL4, 5ffREALS , 5RREAL6»5RHEAL7 ?
• 35RREAL0, SRREAL7, ARREAL1 0 , SRIQTKO» SRIDTK1 , Oft 10TK2>S R I 0 T K 3 , 




DATA WRM/6R . . . URM/ »ENM, 6R . . . ENM/
DO 10 1= 1 ,3 0  
CALL ABORT < TACKd ) « I D S )
CALL CANALL < -ASK( I > , 1  DC >
10 CONTINUE
CALL TIMECT)
WRITE( A» 2 ) T
2 FORMAT (1111 , 4X , ' ALL TASKS HAVE BEEN CANCELLED ' , IX , CAT 
DO 301 1= 1 ,3 0  




WRITE( 6 , 4 )
WR.I. TE(6 » 44)
DO 40 1 = 1 , 3 0  
40 WRITE( 6 , 5 ) I r  IRUN<I )
5 FORMAT( 1U *SX»4 X , 13 »10X, I  4 , / >
4 FORMAT<1110,SX, 'THE NUMBER OF RUNS FOR EACH T A S K ' , / / )
44 FORMAT (1110 , 6X , ' TASK NO. ' , 3 X . '  NO. OF RUNG' r / /  >
WRITE!A.6)
6 FORMAT( 1110, SX, ' THE AVERAGE NUMBER OF ITERATIONS PER M I N ' )
WRITE ( 6 , 6 0 )  OIJMX, ISUMX , TOTAL
60 FORMAT <1H0, 2 X , ' GUM' , I X , F 6 . 0 , '  ISUM' » I X , 1 6 , '  TOTAL' , I X , F 6 . 0 )
WRITE( 6 , 7 ) AVER
7 FORMATdH , 1 2 X , ' * * # # # *  ' , F 7 . 3 , '  * * * * * * ' , )
ISSM=1
CALL START(WRM,IGSM,2 , IBS)
ISM=1
IDS1=IDS
CALL START < ENM, ISM, 2 , 1DS)
WRITE ( 6 ,  997 )  I D S , IDS1 





.T ITLE  STM 
. IDENT / O l /
$STM -  TASK TO I N IT IA T E MEASUREMENTS.
THE PROCEDURE IS AS FOLLOWS I
1) GET THE MCR COMMAND L INE.
2) CLEAR THE ENTIRE MEASUREMENT AREA.
3)  CALCULATE THE NUMBER OF ITERATIONS IN THE LOCK LOOP PER SEt
4) ENABLE CLOCK AND TURN THE MEASUREMENTS OH.
. MCALL DECL1S <EXIT'PS
tSTM; :




































R 1 f . CLPRO 
$MSRON 













•T ITLE ENM 
. IDENT / O l /
fGET MCR COMMAND LINE  
■ RO 1 POINT TO COMMAND LINE  
fSCAN FOR FIRST BLANK
F
fBACKUP POINTER 
r SCAN FOR NEXT NONBLANK
F
fBACKUP POINTER
fOET PROCESSOR NUMBER FOR P CLOCK 
fSAVE PROCESSOR NUMBER
fMAKE SURE MEASUREMENTS ARE TURNED OFF
fOPEN NEW FILE
f CLEAR MEASUREMENT AREA
iSET COUNT' OF NUMBER PROCESSORS
f I N I T I A  L I E  Cl U E U E M 0 N I. T 0 RIH 0
fTURN ON PROGRAMMABLE CLOCK
fPOINT TO ROUTINE IN LOU CORE
}1 00 0  TICKS PER SECOND
fENABLE PATTERN FOR CSR
fPOINT TO START TIME STORAGE
fRECORD CURRENT TIME
f TURN MEASUREMENTS ON
fEXIT
fPICK UP TICKS PER SECOND
$ENM -  TASK TO STOP MEASUREMENTS.
.MCALL EXITiPS














$ I N I T  M 
$ Cl UNO
iPENM





fGET MCR COMMAND LINE  
»UNLINK HISTUGRAMG 
fEXIT
::o n d .
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•T ITLE URM 
• IDENT / O l /
$URM -  ROUTINE TO MOVE GATHERED DATA TO COMMON DLOCK AND REQUEST GATHER. 
THE PROCEDURE IS AS FOLLOWS:
1) TURN OFF CLOCK AND MEASUREMENTS.
2 )  STORE CURRENT TIME AS STOP TIME.
3)  ACCUMULATE THE GATHERED DATA IN THE COMMON DLOCK.
4)  REQUEST THE TASK GATHER AND WAIT FOR IT  TO STORE THE DATA.
5 )  REENADLE CLOCK AND MEASUREMENTS.
• MCALL CXIT43
LOCAL DATA
VECTOR OF ADDRESSES OF DATA NOT TO MOVE INTO THE COMMON DLOCK 
(NOTE THAT THESE ADDRESSES MUST DE IN ASCENDING ORDER.>
nomovc: . WORD $STVEC!140000
.WORD $STVEC 1-21 140000 F
.WORD $CXVEC1140000 •
, WORD $LKDATM H 40000 F
.WORD 1ALDAT 1-4 1 14 0000 F
• WORD $ D C D A T 1 4 ! 14 0 0 0 0 ;
• WORD 1FKDATI-4-I 140000 F
.WORD $CXDAT-1-4-1 1 10000 ;
• WORD 0 fVECTOR TERMINATOR
$wrh : : MOV t . TIME2 fR5 fPOINT TO STOP TIME STORAGE
CALL $MRKTM fSTORE CURRENT' TIME
MOV $ 1 f $MSRON !MAKE SURE MEASUREMENTS ARE ON
CALL $TOGLM fTURN MEASUREMENT'S OFF
CALL $INITM • READ MCR COMMAND LINE
MOV 4. CMDT2 f R4 ! POINT PAST COMMON DATA AREA
io$: CLR -  ( R 4 ) ; CLEAR COMMON DLOCK MEASUREMENT AREA
CMP R4f t .CMDTl • DONE YET?
DHI 10$ • I F  I I I  NO
CALL $QUN3 : DISCONNECT HISTOGRAMS AND MOVE DATA.
MOV i  . FKDEP f R4 : POLNT TO DESTINATION OP FORK II ID 1 OOP
MOV »$FKDCPI4fR5 ; P0 t NT TO GATHERSD DATA
MOV t ' l  i ' . l  f R3 •SET COUNT OF WORDS TO MOVE
15$: MOV ( R 5 H  • ( R4 ) • MOVE FORK HISTOGRAM DATA
DEC R3 ; more  TO GO?
DOT 15$ ; I F  GT YES
MOV ! NOMOVEfR2 •POINT TO VECTOR OF ADDRESSES MOT TO
MOV I$MPTADfR5 J POINT TO PROCESSOR STAT..;S TABLE
25$: TST ( R5 > 1- • NEXT PROCESSOR RUNNING?
DM I 40$ • IF  Ml NO
CALL $SUSTK f 40$ •SWITCH TO SYSTEM STATE
MOV $ K 6  T A D • • $ M P T A D -  2 ( R5 ) f OIK I  SARA fSET KERNAL APR' OFFSET
MOV 5 $MSDT1 ! 1 40000 rR3 : POINT TO LOWCR MEASUREMENT AREA
30$: ADD ( R3 ) T f ( R4)4 fACCUMUI.AIE DATA
ADC ( R4) •(ASSUMES HIOH-URPER OORD NEVER OVERT
32$: CMP R 3 . ( R 2 ) •NEXT WORD TO DE MOVED7
DNE 35$ • IF  ME YES
CMP (R3 ) ! , ( R2 ) + f ADVANCE POINTERS
DR 32$ ! CHECK LF NEXT WORD IS TO IiE MOVED
35$: CMP R3 » f$MSDT2T140000 JDONE YET?
DLO 30$ • IF  LO NO
RETURN fRETURN 10 USER STATE
40$: CMP R5 f »$MPTAD KM$$PR0*2> fMORE PROCESSORS TO GO?
DLO 25$ • IF  LO YES











































• newfl  ; c au s e  i n f o r m a t i o n  to be a p p e n o f h  n f v
B<SP>+ ^REIN IT IA L IZE  d at a  area
ICOUNT rCOUNT NUNHER OF PROCESSORS
* 0SET 'SET UP I / O  AND ACP QUEUE HISTOGRAMS
i  . TIME.l r R5 fPOINT TO START TIME
*MRKTM ?s t o r e  s t a r t  t i m e
*TOGLM } TURN MEASUREMENTS BACK ON
fEXIT
*WRM
THIS PROGRAM GATHERS THE PERFORMANCE STATISTICS  
PRODUCED BY THE INSTRUMENTED RSX-UMP SYSTEM.
THE INFORMATION IS PLACED IN THE COMMON PARTITION 
COMMAN DY THE INSTRUMENTATION SOFTWARE.
R. II.  ECKIIOUSCr JR. 4--N0V-75
DEFINE THE COMMON PARTITION -  NOTE THAT 11 ME! X TIME:.!
MUST DE CONTIGUOUS
COMMON /COMAN -'DUMP» NEWFL - NUM >• DMY1 » I  IT  L..E r OPOOL t DMY2 r l-F.DEP :■
1 WIND f STVEC > CXVEC f LKDAT # ALDA T , DEDAT •• FKDAT , CXDA I , DR DA I : KPS :• 
2T IME1»TIME2 r NPROC
DEFINE THE ATTRIBUTES OF THE VARIABLES. NO I E 
THAT TITLE IS DEFINED TO BE A BYTE ARRAY.
REAL INTRf lDLEr  CALC (1154 ) r FORK ( A) .MISS-. INVL ; NAME r CM IX ( )
INTEGER DMY1. DMY 2 r STVEC < 13 ) , FKDEP (12 ! r LKDAT (4>r  AL..DAT t4> »
I  DEDAT (4 > » FKDAT ( 4 ) r DRDAT ( 2 3 6 > •; MATCH ( 27 6  ) t TKF'S » OPOOL ( ,  
2 T I M E K 7 )  > TIME2 ( 7 ) > DUMP , WINDi 4 ) r LUNDAT ( k  > > RCDV / CXVEC ( 12)  f 
3CXDAT(4 )
L0GTCAL&1 T IT L E (00 )
FOR EASE OF CALCULATIONr WE EQUIVALENCE THE! MEABUREMENI BLOCKS 
AND SOME REUSEADLE VARIABLES
EQUIVALENCE ( LKDAT( 1 ) rMATCH( t > > t (H ITrEXECfRCDV) , ( M ISS , USER) ,
1 ( LUNDAT( 1 ) r CALC( 1 ) ) . ( FORK( I ) , CNTX( 1 ) )
DATA DEFINITIONS
DA 1 '• .......  / 4HINVL /  f T I T 1 / 3 H I / 0  /  » T IT2 /3 I IA CP/
I I  A RECORD ORIENTED DEVICE» DO NOT ASSIGN OR APPEND 
OTHERWISEr APPEND I F  SO DESIRED
CALL GETLUN (& , LUNDAT)
RCDV = LUNDAT( 3 )  .AND. *2 
I F  (RCDV .ME. 0 )  GO TO 1 
CALL ASSIGN ( 6 , ' RESULTS. DAT' )
IF  (NEWFL .EC). 0)  CALL FDDSET < 6r  'APPEND')










































1 CALL TICKS (DUMP.TIME1.TIME2.  TKPS.TTIHE)
PUT OUT THE T ITLE FIRST  
IF  (DUMP . EO. 0)  GO TO 3
WRITE ( 6 r 9 9 9 9  ) DUMP » NEWFL * MUM » DMY1. ? TITLE.OPOOL . DMY2.FKBEP . 
1WIND .STVEC. CXVEC , LKDAT . ALDA T . DEDAT , FKDAT , CXDAT . DR DAT . I'KPS , 
2 TIH E1 . TIM E2» NP ROC
WRITE ( 6 . 1 0 0 )  (T ITLE ( I ) . 1 = 5  > NUM.) >
WRITE ( 6 . 1 1 0 )  T IME1 . ( TIMES( I ) » I ” 1 . 5 )
WRITE ( 6 .  ISO) TTIME/TKPS > NPROC
CALCULATE THE RELATIVE TIME SPENT IN EACH STATE 
CONl = S. ITT 16
INTR = PL TEMP ( STVEC ( S ) ) ttCUNl + FLTEMP ( STVEC (1 ) )
EXEC = FLTEMP<STVEC< 4>>*C0N1 ! FLTEMP ( S TV: .C 3 )  )
USER = FLTEMP ( STVEC ( 6 ) ) *C0N1 I- FLTEMP < STVEC (51 )
IDLE = FLTEMP ( STVEC ( 0)  >*C0N1 I FLTEMP ( STVEC ( 7  ) )
CALCULATE THE RELATIVE PERCENTAGES
RSUM INTRi-EXEC( USER ) IDLE
IF  (ROOM .LE .  O . I C O  TO 10 
RSUM = 1 0 0 . /RSUM 
PINTR = INTRftRSUM 
PEXEC = EXEC*RSUM 
PUSER = USER*RSUM 
PIDEE = IDLE*R3UM
AND PRINT OUT THE RESULTS
WRITE ( 6 . 1 3 0 )  INTR. EXEC. USER. I D L E . P I  MTR. PEXEC. PUSER. PIDLE
DEVELOP THE HISTOGRAM DATA FOR THE FORK LENGTHS
RSUM = 0 .
DO 15 1 = 1 . 6
FORK ( I ) = FLTEMP CFKDEP < H * I )  >*C0N1 -I- FLTEMP ( FKDEP ( 2 * 1 - 1  ) ) 
RSUM = RSUM!FORK( I )
IF  (RSUM .LE .  0 . )  GO TO SO 
RSUM = 1 0 0 . /RSUM
NOW OUTPUT THE RESULTS
WRITE ( 6 . 1 4 0 )  ( I - l . F O R K ( I ) , FORK( I >KRSUM.1 = 1 . 6  )
NOW REFORMAT ALL OF THE MEASURING BLOCKS 
REMEMBER THAT THEY HAVE BEEN EQUIVALENCES
0 RSUM = 0.
DO 25 1=1 .133
CALC ( I ) = FLTEMP (MATCH! 2 * 1 )  )*C0N1 ■(• FLTEMP < MATCH ( 2 * 1 - 1 )  > 
IF  ( I  .LE.  10) GO TO S3 
IF  ( 1 / 2 * 2  .EG. I )  GO TO 25 
RSUM = RSUMI CALC( I )
5 CONTINUE
PUT OUT THE RESULTS
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SUM = CALC (1 ) I CALC ( 3 ) ( C,‘il.C < 5 ) ICALC ( 7 ) ICALC ( 9 )
TTIME = T T I M E / 6 0 . * 1 0 0 0 .
IF  (SUM .GT.  0 . )  IJRITE ( 3 , 1 5 0 )
IF  ( CALC (1 ) .LE .  0 )  r . j  n
A = CALC( 3 ) /CALC(1 )
D = CALCC2) / T T I H E * 1 0 0  . /NPROC 
WRITE (3>130 > CALC< 1 ) , CALCi 2 ) > A , D 
23 IF  (CALC(3 )  .LE .  0)  GC TO 27
A = CALC ( A ) /CfiLC ( 3)
B = CALC (-1) /T T IM E * 1 0 0 .  /NPROC  
WRITE ( 3 , 1 7 0 )  CALC( 3 ) , CALC( 4  ) , A > B 
27 I F  ( CALC( 5 )  . L E .  0 )  GO TO 23
A -  CALC( 3 ) / C A L C ( 5 )
V -■ CALC ( 3 ) /  I T I  HE* 100.  /NPROC 
WRITE ( 3 , ISO) CALC< 5 > rCALC( 6 ) , A , B 
23 IF  (CALC( 7 )  .LE .  0)  GO TO 2V
A = CALC( 0 ) /CALC( 7 )
B = CALC( G) / T T I M F * 1 0 0 . /UPROC 
WRITE ( 3 , 1 7 0 )  CALC ( 7 ) , CAI..C ( 0 ) > A , 3 
2? IF  ( CALC ( 7 )  . I .E.  0 )  GO TO 30
A = CALC( 1 0 ) /CALC( 7 )
B = CALC ( 1 0 ) / T T I M E *  100 . /NPROC 
WRITE ( 3 , 2 0 0 )  CALC ( 7 ) , C ALC ( 10 > , A , I)
C
C CALCUALTE DIRECTIVE PERCENTAGES AND PUT OUT THE RESULTS
C
30 IF  (RSUH .EO. 0 . )  GO TO 35 
WRITE (3,2 .10)
RSUM = 1 0 0 . /RSUH 
J = 1
DO 31 1 = 1 1 , 1 3 3 , 2  
CALL NAMES ( NAME, J )
IF  (NAME .EQ. INVL)  GO TO 31 
VALUE = 0 .
IF  (CALC( I )  .HE.  0 . )  VALUE = CALC( I I I ) /CALC( I )
WRITE ( 3 , 2 2 0 )  NAME, 2 S J - 1 , CALC( I )» CALC(1 + 1) , VALUE, CAL. ( I ) TRSUM
31 J = J + l
C
C CALCULATE FILE WINDOW HITS AND MISSES
C
35 HIT = FLTEMP ( IJl'ND ( 2 ) ) $CQN 1 I  FLTEMP ( WIND ( 1) )
MISS = FLTEMP ( WIND ( 4 ) ) *C0N1 + FLTEMP ( WIND < 3 ) )
RSUM = HITIMIGS
IF  (RSUM .EQ. 0 . )  GO TO -10
RSUM = 1 0 0 . /RSUM
WRITE (3 , 230 > H I T , HITSRSUM , MISS , M1'SS*ESUM
C
C CALCULATE THE CONTEXT SWITCH VALUES
C
40 RSUM = 0 .
DO 45 1= 1 ,3
CNTX( I )  = FLTEMP ( CXVEC ( 2 * 1 )  ) *C0N1 I FL'I'EMp ( CXVEC ( 2-1:1-.1 ) )
RSUM = RSUMICNTX( I )
IF  (RSUM .LE.  0 . )  GO TO 50 
RSUM = 1 0 0 . /RSUM
C
C PUT OUT THE TABULAR RESULTS
C
WRITE ( 3 , 2 4 0 )  ( I - 1 , CNTX( I ) , CNTX( I ) *RSUM, 1 = 1 , 3 )
C
C CALCULATE THE I / O  QUEUE INFORMATION
C
SO DO 30 J = 4 , 9 3 , 1 3
RSUM = 0 .
IF  ( OPOOL(J-3)  .EQ. 0)  GO TO 99  
- I F  (J - .E G . - - 4>  -WRITE - ( 3 , 2 5 0 )  -- 
DO 55 1=1,6  





























CALC ( I  > = FLTEMP<QP00L( IDASE) )*C0N1. + FL TEMP ( OPOOL ( I  BASE-1) >
RSI.JM = RSUMICALC(I)
CALC (1 ) = TTIME- ( RSIJM-CAL.C (1 )  >
RSUM ==ioo. / t t i m e
FIRST = T IT  2
IF  ( OPOOL( J-  3> .EO. 1) FIRST = TIT1
WRITE ( 6,  260 > FIRST , IT POOL ( J - 2 ) ,QP00L<J~1> ,OPOGL(J>




FORMAT ( l l l l . a O A l )
FORMAT <1110.'DATA COLLECTED AT 5 ' . 2 1 1 . ' I ' . 2 1 1 » ' I ' . 2 1 1 .
1'  ON ' , 2 1 1 . ' / ' . 2 1 1 . ' / ' . 2 1 1 )
FORMAT <111 , ' ELAPSED TIME -  ' , 0 1 4 . 7 , '  SECONDS'
1 / 1 11 , 1 1 , '  PROOFSS0 R( S ) IN 0PERATION')
FORMAT <1110,'TIME SPENT IN I  INTERRUPT' r G X E X E C U T I V E ' , OX ,
1 MISER'' , 10X ,  ' IDLE' /111 , 16X , 4014 . 7 / IN , 20X , 4 ( F5 . 2 , ' X ' .OX) )
FORMAT <1110,'DEPTH OF FORK CUE L/C '
1/111 , 1SX , 'DEPMI '  >6X, 'TIME (MSEC) ' , 8X, 'PERCENTAGE'
2 / 0 1 1  , 1SX, I 1 . 7 X . 0 1 4 . 7 » 3 X , F 9  . 2 ,  ' I ' . ' ) )
FORMAT <1N0,'AMOUNT OF TIME SPENT IN MEASUREMENT BLOCKS:'  
l / l l l  , 22X , 'COUNT' ,7X» ' EXPRD 11 ML' , 8 X ,  ' AUER AO I I ' ,SX,  ' I 'PR OEM I AGE ' 
2 /1 I I  , 3 7 X , ' M S E C ' , 13 X . 'M S E C ' , S X , 'O F  TOTAL T IM E ' )
FORMAT (111 , 2X ,  'LOCK WAIT'  , 7X , 2011 . 7 .  2X , F I  I . 5 » 3 X , F 9 . 2 ,  ' 7. '  )
FORMAT ( i l l  , 2X ,  'ALLOCATION' , 6X . 201 4 . 7 ,  2X , F 1I  . 5 ,  3X.I- 9 . 2 ,  ' 7.' ) 
FORMAT (111 , 2 X , 'DEALLOCATION' , 4X , 201 4 . 7 » 2X , F 11 . S , 3X • I '/ . 2 , '%'  ) 
FORMAT (1H , 2X , ' I" ORK PROCESS 1 NO ' , IX , 201 1. 7 , 2X , I " 11 . 0 , .-.X , F9 . 2 , ' X ' ) 
FORMAT (ll-l , 2X ,  'CONTEXT CWITCI I ' ,2Xr  2G14 . 7 ,  2X ,F 11 . 5 , 3X .FV  . 2 , '%' > 
FORMAT <1110, 'DISTRIBUTION OF DIRECTIVES: '
1/1H ,3X ,  'NAME' , 6X .  ' NI.JMBR' , 0X ,  'COUNT' , 0X ,  'EXPRD T IME'  ,
27X , ' AVERAGE' , 4X, ' PERCENTAGE'
3 / 111 , 42X , 'MSEC' , 12X, 'MSEC' )
FORMAT <1H , 3 X . A 4 , 6 X ,  I 4 , 5 X , G 1 4 .  7 .2 X .G1  1. 7,  F I  1 . S , 2 X , F V . 2 ,  ' r." ) 
FORMAT (1H0 .5X, 'WINDOW' ,0X , 'PERCENTAGE' ,»X , 'WINDOW'  , 8 7 ,
1 ' PERCENTAGE' / I I I  , 7 X , ' H I T ' , 2 0 X , ' M I S S '
2/111 , 2X ,(314 . 7 ,  I.X , F9 . 2 , '% ' , 7X , (31 4 . 7 , IX , F9 . 2 , '%'  >
FORMAT <1110,'NUMBER OF CONTEXT SWITCHES PER EXECUTIVE ENTRY! ' 
l / l l l  , 10X, 'NUMBER' ,6X, 'OCCUKANCCS' ,VX, 'PERCENTAGE'
2 /  ( 111 , 13X , 14 , 7X , 014 . 7 ,  3X , F9 . 2 ,  '7. '  ) )
FORMAT ( I I 1 0 , ' QUEUE DEPTHS: ' )
FORMAT <1110,I X , A 3 , '  QUEUE ' , 3A2 , I X , ' DEPTH' , 6 X , ' TIME (M S E C) ' ,
1BX, 'PERCENTAGE')
FORMAT < I I I  , 18X > 1 4 , 7X , G14.7  » 3X » F 9 . 2 ,  ' X ' )




No. Task Exec. No. o f
I AT Location of Pcs. Type Rate Runs
8 30 DEC 2 Real-Time 19.90 1$ 10 - - - 55.10 -
5 - - - 67.07 2
20 UNH 1 - 29.90 1
3 2 _ - - 67.40 2
12 - - - 49.80 2
8 _ - - 68.49 2
0: 16 - - - 37.40 1
4 - - - 64.40 1
30 - - - 19.94 1
ij 60 - CPU 1.83 1
■i 120 - - - 1.66
$ 240 - - - 1.25 1
1 420 - - - 1.41 1
li 600 - - - 1.00 1
§ 180 - - - 1.25 1
180 DEC - - 1.21 1
180 - 2 - 2.18 1j 120 - - - 2.74 1
240 - - - 2.50 1
360 - - - 1.67 -
v j 480 - - - 1.25 -
f l 60 - - - 2.74 -
60 - 1 - 1.39 3
180 - - - 1.36 3
'’n
y 360 - - - 1.08 -t '
120 - 2 I/O 4.27 2
"r\ 120 - 1 - 2.48
180 - 2 - 3.33
‘3 180 - 1 - 2.57
$ 240 - 2 - 2.50
£ 240 - 1 - 2.42
360 - 2 - 1.67
60 - 1 - 2.46
;•» 60 - 2 - 4.19
360 - 1 - 1.50
1 420 UNH 1 - 1.45i 720 - - - 0.83
360 - - - 1.66
f l 180 - - - 2.50
i 180 - - - 2.99
lit
5 360 DEC 3 CPU 1.67
1 240 - - - 3.10
1 120 - - - 3.55
60 - - - 3.61
30 - - - 3.45
Sample Reports
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A l l .  T AS KS  H A V F p hF.N r .A N C fc L L E n  1 A : 3 7 J 2 «
I H t  1.' I": « f  W r  F k Li i'i 5 F U K F ACH t a s k












1 1 fi F 7




\ b p F b
1 7 s s 5
1 « h bb
bbS












THE a v e r a g e  OF I T E R A T I O N S  F’ ER M I N
SUM b b 5 b . I  S U M * - b ^ b  T OT AL  2<J0.
* * * * * *  ? 7 . 7 7 3  * * * * * *
RETURN COOES 1 I
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OAT* COLl t 'CTf U i l l  1 Q :  ^ t I >1 ON I 2 / P S / 7 5  
KLARSFO T  I Mt .  J 7 J<J , <5h 7 SEC0N05
a PROCESSOR (S ) IN OPE R A T I  ON
T i n t  S P t N T  I N I  I NTERRUPT 
(.9?. r.i^ p.i 
H. nm





   . 3 _______
a
S
e x e c u t i v elsbooa.u
tt.PRX
t i m e  ( M s t c )
l f - 50851 . sMRJ.un
ab.OtMMP
. o.mu'Pe.Ji’ .
P . t H i O U P W I
H. nW' t KH I O
AMOUN |  OF TIME SPENT JN "E ASHm E ME N T BLOCKS!
LOCK "AJT  
ALLOCATION 
DEALLOCATION
f o w k  p “ e n s s i N C .




l . i » 3 « d . , 1  
tup , ov'PO
e kp r o  t i h e  
msec B.OnuPi.'HO 
PIpi. jppua 
I S 5 b I , 0,1 
ass, ci'tm
u s e r  I5ap«ap. 
88, m
PERCENTAGE 
R5.  I5X 
u , B5X 
o , p < u  
.. . 3.UPX . .  
h , a nx 
D.tiOX
AVERAGE 
MSEC 0,000110 P.lubilt 
0 . I RbTT 
P . I 7 7 7 R  
o. mn j R
I D L E
« 8 5 i a , 0 0
a . s e x
PERCENTAGE 
OF TOTAL T I ME 
o . a a x  
a . tax 
a.iox
0 . 5 3 X
i s . a i x
D I S TR I B U T I O N  or  OI PECTIVESI
name NUNfl k COUNT EXPPO TIME A V f  P A CE PFPCENTAGE
MSEC MSEC
GIQ I 3 dt> ,cujn»i S 2 P, nono 1 , 3 ^ 7 1 9 3ft,  ?ZX
GLUN 5 5 ,  ? y o »t ? n f l . f t J333 f l , 59X
ALUN 7 DU, PfH‘ i'0 3 9 , 0 ( Mf l d P.ftftHJft u , 3 3 X
HOST 1 1 U,l)P.lH(»H0 m . ppp .cocm p , ? e x
HUN 17 fl , PUJMHl’ M 0 , I'BMPk'P J C,OC?y(J B . a e x
MHk t 23 ft , i v p p mj 1(1, PC.H*2 I , ? S C *3 ? P , 7 9 X
CSHQ 25 w, Ci \ r .h ‘ 0 » » ,  tjp^iiroav) b , c cc c n ? , p ax
C * * T 27 ft , BpCOCfl h , ,jt*o n.TSCBB P , 79X
Cl t 'F 31 i / , ,  r? c n mi b,P.H!OCy C , b 2 P2 P P . 9 9 X
St  TF 33 o , u n n c un j "" D . i H MP W i l B,f»CCi*B P, ? 2X
Of. CL 35 f l . tMMCl’ CM ?,  onuntMki B , PCCOB f l . PB*
KpAF 3*5 ft . ouchcm 3 , 0.3PV1BB fl,  37 52B P , 7 9 1
HTSF M 3 6 tt , n v. p n 1 b*i , C . ‘PM n , a 2 7 y ft 3 7 , ft 3 X
WTUO «3 ft . C»'fli*CO tt ,ccc«Pvj B,5PBaB P . 7 9 X
SPNO 0, t . . .  . B . o d i c u c p Bt B('CCB B. 0 2X
K SyM it 7 2, cn r c . i c a B.OCi lCBIM e , c yc aa 3 . B 2Z
*51  G <l9 o. r tPi in. '^y 0,flOX
E M  T SI 3 9 ,  u p i m i v l i J f t . P l^U 2 , 7 1 7 9 5 3 f ft**t
t  M F S3 B,y(i«»cr(?tf 0 B.ByBBe P ,02X
r» r i h bl M,CPk:C\Wi;i (1, BP»1P(JflC B , C 2 B 2 ? 2.C0X
u t j u t 3  . .. _ Th . lH’ liPl! _____ « i . u i v ' ' a  . ______ B . 5 3 9 U7 7 , « 9 X
r.rHT b5 0 , C T i‘ 'A t i A t b , o c c c fi y B , P P B 2 0 c . o a x
SOAT 71 B , r / / p j i ' v' 0, BiJOBB P.P2X
HCVO 75 P,PPi ‘ .9nn« y , oiu’.pufld o . BCc yo P.POX
RCVX 77 0, cP'jnnn-3 0, on. icyuu B , 0 1- c a B O . p c t
AHKT 63 i i , ccuci i f ia »i, dPi inuno n, Bynaf l f l . f lCX
OSCP 95 .. .. {•. tiPi'O'JPB ___ B.ooanvipo P , B L* »12 fl f l . ea x
fcNfP 97 M , CCtUVBM c , j o :»nncm B,BCCJB P,fl f lX
OSAR 99 ll, 'YPtf U. t lCiKMdi ) B, P15C.0P ?,  aax
k MAR 1*M o , u02. *oce B,OUBOfl 0.POX
SVQfl UJ3 J . c n e c i W  i) e . u c c c y c u P,PCX
5V TK li lS 3 f i . 3acf l 0 P2.W1MPM P , 57  ft 5 5 3 , 7 «* X
SFOA 127 B.flCBBO f l . e y x
6PKA 109 B.ycOflPPv-' P.HCnc.^HM B . B yn a e 0 . 0 3 X
SFPA 1 11 ff ,OOM(MCP p . p y p y c f l . eu x
ASTX I 15 C . W . P m * ; ' m , y » c * m i o 0 , 2 X
GSSH 125 O . i j n W P k ) y , ;ic»i(i»! cb 0.P2X
OMCR 127 U.HBtfiMUU ia.MCOut'Bu fl , P?CPB 0 , pyx
HI HOG* RtHCENTAGF wIMOOH PERCENTAGE
HIT m j s s
« , fl VIP 3 C 0 IJP.vMU ft .ocMtMPU
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NU“ UE>I OF CONTE i  T Sk I T C mFS PEW E U C l l T I V E  ENTRYI
0
Q U E U E  O t P T H S i
0CC.g^»KCt'S 
I Pb 3 5u . Cl 
7 C 9 , Cl 0 Clo.pnmnan 
a . pyrunup
a .Wtip^uaa 
 0*PUPk*CL' f l . . .
p e r c e n t a g e
R9 .3UX
to.MOX
f l . y n x  to, aox 
._.u,oax__
O k u f l  OIPTH TIME (MSEC) PERCENTAGE
0 17 j u n q . I P m . o p x
_ ___ _ 1 ___ ___  bd.OJC**P a . y o x  .
2 f l , o . W p » ' n n . y p x
I O. tU' PMPj O u . y o x
4 a , a a »i i« p u a t t .UOX
5 P.PtototK' too to.toPX
F n i c e  DEPTH . . . ........ TIME CH5£C) . p e r c e n t  age
(I 17 i p o . wox
1 I R , P 0 ( M P o . o o x
2 P . P P M P n / p O.OOX
i o. ncov 'PC'P to, HO X
p , pwnr .ppp B. PPX
— .......  5 -  - _____o . n c m u a  _______ ... . . to, to(H . .
0 * 0 2 1  OEPTH TI KE (MSEC) p e r c e n t a g e
« i  7 7. I f l u . o a x
1 a , pMOi iOi1.? t o .u nx
2 * i , p p p i i p p p t o . y p x
. . . .  __  3 _ __ . p , c u » . v p e p  . . .. . h . u o x  .
<4 « , f’ fCCPVP »,«j rx
5 P . a yPBnx i p 0 . DOX
DSf l Pl  DEPTH TIME (MSEC) PERCENTAGE
t 734Rf »7 , i c a . u a x
......  _ 1 _ . W.UPX . .
2 P . n u p u c u i n 0 . POX
3 P , P » a u u tiH a . f l p x
4 0 ,  (hMMOl in o ,  u ox
3 p . C iJp u p v o 0 , l i « x
I / O  Q U E U E  L P ^ C I  0 £ P T I * F  ( " * E C )







( M10 X 
U. f l OX 
 u , i i O X . _ . .
APPENDIX D
D ig ita l Equipment Corporation 
Price L is t o f Selected Components
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The following is  a l i s t  o f components with th e ir actual and 
estimated prices.*
1. PDP-11/34, T-34 System (No memory). $34,000.00
2. PDP-11/34 w/o memory 9,520.00
3. UNIBUS "LINK"** 1,500.00
4. PDP-11 Multiported Memory:
a. 2 Port 32K(words) pa rity  13,050.00 (Mall-FA)
b. 4 Port 32K Parity 14,630.00 (Mall-FC)
c. 2 Port 64K Parity 15,400.00 (Mall-FE)
d. 4 Port 64K Parity 16,940.00 (Mall-FH)
* Prices lis te d  were obtained from, "D ig ita l Equipment Corporation
PDP-11 System and Options Summary and Price L is t o f July 1977",
The Computer Special Services Division o f DEC and The North Country 
Sales O ffice o f DEC, Manchester, N.H.
**  This device is  not a current product.
